PROCEDURE MERGING WITH INSTRUCTION CACHES

被引:0
|
作者
MCFARLING, S [1 ]
机构
[1] DIGITAL EQUIPMENT CORP,WESTERN RES LAB,PALO ALTO,CA 94301
来源
SIGPLAN NOTICES | 1991年 / 26卷 / 06期
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper describes a method of determining which procedures to merge for machines with instruction caches. The method uses profile information, the structure of the program, the cache size, and the cache miss penalty to guide the choice. Optimization for the cache is assumed to follow procedure merging. The method weighs the benefit of removing calls with the increase in the instruction cache miss rate. Better performance is achieved than previous schemes that do not consider the cache. Merging always results in a savings, unlike simpler schemes that can make programs slower once cache effects are considered. The new method also has better performance even when parameters to simpler algorithms are varied to get the best performance.
引用
收藏
页码:71 / 79
页数:9
相关论文
共 50 条
  • [1] On the reliability of drowsy instruction caches
    Shin, Soong Hyun
    Chung, Sung Woo
    Jhon, Chu Shik
    [J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2006, 4186 : 445 - 451
  • [2] Timing Analysis for Instruction Caches
    Frank Mueller
    [J]. Real-Time Systems, 2000, 18 : 217 - 247
  • [3] Timing analysis for instruction caches
    Mueller, F
    [J]. REAL-TIME SYSTEMS, 2000, 18 (2-3) : 217 - 247
  • [4] Precise control of instruction caches
    Smirli, M
    Lioupis, D
    Kissell, K
    [J]. FIFTH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1998, : 11 - 18
  • [5] An Instruction to Accelerate Software Caches
    Azevedo, Arnaldo
    Juurlink, Ben
    [J]. ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2011, 2011, 6566 : 158 - +
  • [6] On the Thermal Attack in Instruction Caches
    Kong, Joonho
    John, Johnsy K.
    Chung, Eui-Young
    Chung, Sung Woo
    Hu, Jie
    [J]. IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2010, 7 (02) : 217 - 223
  • [7] WCET analysis of instruction caches with prefetching
    Yan, Jun
    Zhang, Wei
    [J]. ACM SIGPLAN NOTICES, 2007, 42 (07) : 175 - 184
  • [8] WCET Analysis of Instruction Caches with Prefetching
    Yan, Jun
    Zhang, Wei
    [J]. LCTES'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, 2007, : 175 - 184
  • [9] ON THE DESIGN OF ON-CHIP INSTRUCTION CACHES
    MCCROSKY, C
    VENDERBUHS, B
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1988, 12 (10) : 563 - 572
  • [10] Tag compression for low power in instruction caches
    Yang, Ming
    Yu, Lixin
    [J]. EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 837 - 840