共 50 条
- [1] On the reliability of drowsy instruction caches [J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2006, 4186 : 445 - 451
- [4] Precise control of instruction caches [J]. FIFTH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1998, : 11 - 18
- [5] An Instruction to Accelerate Software Caches [J]. ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2011, 2011, 6566 : 158 - +
- [7] WCET analysis of instruction caches with prefetching [J]. ACM SIGPLAN NOTICES, 2007, 42 (07) : 175 - 184
- [8] WCET Analysis of Instruction Caches with Prefetching [J]. LCTES'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, 2007, : 175 - 184
- [9] ON THE DESIGN OF ON-CHIP INSTRUCTION CACHES [J]. MICROPROCESSORS AND MICROSYSTEMS, 1988, 12 (10) : 563 - 572
- [10] Tag compression for low power in instruction caches [J]. EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 837 - 840