共 50 条
- [32] Automatic dataflow execution with reconfiguration and dynamic instruction merging [J]. IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 30 - +
- [34] Improving the first-miss computation in set-associative instruction caches [J]. ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, 2008, : 341 - 350
- [36] Characterizing System-Level Vulnerability for Instruction Caches against Soft Errors [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 356 - 363
- [37] Cache contents selection for statically-locked instruction caches: an algorithm comparison [J]. 17TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, 2005, : 49 - 56
- [39] An accurate analysis of the effects of soft errors in the instruction and data caches of a pipelined microprocessor [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 602 - 607