PROCEDURE MERGING WITH INSTRUCTION CACHES

被引:0
|
作者
MCFARLING, S [1 ]
机构
[1] DIGITAL EQUIPMENT CORP,WESTERN RES LAB,PALO ALTO,CA 94301
来源
SIGPLAN NOTICES | 1991年 / 26卷 / 06期
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper describes a method of determining which procedures to merge for machines with instruction caches. The method uses profile information, the structure of the program, the cache size, and the cache miss penalty to guide the choice. Optimization for the cache is assumed to follow procedure merging. The method weighs the benefit of removing calls with the increase in the instruction cache miss rate. Better performance is achieved than previous schemes that do not consider the cache. Merging always results in a savings, unlike simpler schemes that can make programs slower once cache effects are considered. The new method also has better performance even when parameters to simpler algorithms are varied to get the best performance.
引用
收藏
页码:71 / 79
页数:9
相关论文
共 50 条
  • [31] GROUP INSTRUCTION WITH THE CLOZE PROCEDURE
    BRAZELL, W
    [J]. READING TEACHER, 1985, 39 (01): : 121 - 122
  • [32] Automatic dataflow execution with reconfiguration and dynamic instruction merging
    Beck, Antonio Carlos S.
    Gomes, Victor F.
    Carro, Luigi
    [J]. IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 30 - +
  • [33] On the characterization and optimization of system-level vulnerability for instruction caches in embedded processors
    Wang, Shuai
    Duan, Guangshan
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (08) : 686 - 692
  • [34] Improving the first-miss computation in set-associative instruction caches
    Ballabriga, Clement
    Casse, Hugues
    [J]. ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, 2008, : 341 - 350
  • [35] CATCH: A Mechanism for Dynamically Detecting Cache-Content-Duplication in Instruction Caches
    Kleanthous, Marios
    Sazeides, Yiannakis
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2011, 8 (03)
  • [36] Characterizing System-Level Vulnerability for Instruction Caches against Soft Errors
    Wang, Shuai
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 356 - 363
  • [37] Cache contents selection for statically-locked instruction caches: an algorithm comparison
    Campoy, AM
    Puaut, I
    Ivars, AP
    Mataix, JVB
    [J]. 17TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, 2005, : 49 - 56
  • [38] Aging mitigation of L1 cache by exchanging instruction and data caches
    Sadeghi, Mohammad
    Nikmehr, Hooman
    [J]. INTEGRATION-THE VLSI JOURNAL, 2018, 62 : 68 - 75
  • [39] An accurate analysis of the effects of soft errors in the instruction and data caches of a pipelined microprocessor
    Rebaudengo, M
    Reorda, MS
    Violante, M
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 602 - 607
  • [40] The hybrid course: Merging on-line instruction and the traditional classroom
    Gordon E. McCray
    [J]. Information Technology and Management, 2000, 1 (4) : 307 - 327