On the reliability of drowsy instruction caches

被引:0
|
作者
Shin, Soong Hyun
Chung, Sung Woo [1 ]
Jhon, Chu Shik
机构
[1] Korea Univ, Div Comp & Commun Engn, Seoul 136713, South Korea
[2] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul 151742, South Korea
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As technology scales down, the leakage energy accounts for more portion of total energy in a cache. Applying the Dynamic Voltage Scaling(DVS) to a cache, which is called a drowsy cache, is known as one of the most efficient techniques for reducing leakage energy in a cache. However, it increases the Soft Error Rate(SER) and many researchers began to doubt the reliability of a drowsy cache. In this paper, we show that the instruction cache(I-cache) can adopt the DVS without reliability problems for several reasons. First, an I-cache always stores read-only data, rarely incurring unrecoverable errors. In the I-cache, the soft error can be recovered by re-fetching from the lower level memory. Second, the effect of soft errors on performance is negligible, because the SER is extremely low. Additional, considerable percentage of soft errors do not harm the performance. In this paper, the evaluation results show that the drowsy I-cache rarely increases unrecoverable errors and negligibly degrades the performance.
引用
收藏
页码:445 / 451
页数:7
相关论文
共 50 条
  • [1] Adopting the drowsy technique for instruction caches: A soft error perspective
    Shin, Soong Hyun
    Chung, Sung Woo
    Chung, Eui-Young
    Jhon, Chu Shik
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (07) : 1772 - 1779
  • [2] Fault modeling and detection for drowsy SRAM caches
    Pei, Wei
    Jone, Wen-Ben
    Hu, Yiming
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (06) : 1084 - 1100
  • [3] Improved policies for Drowsy caches in embedded processors
    Zushi, Junpei
    Zeng, Gang
    Tomiyama, Hiroyuki
    Takada, Hiroaki
    Inoue, Koji
    [J]. DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 362 - +
  • [4] Fault modeling and detection for drowsy SRAM caches
    Pei, Wei
    Jone, Wen-Ben
    Hu, Yi-Ming
    [J]. 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 71 - +
  • [5] Drowsy caches: Simple techniques for reducing leakage power
    Flautner, K
    Kim, NS
    Martin, S
    Blaauw, D
    Mudge, T
    [J]. 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2002, : 148 - 157
  • [6] Drowsy instruction caches Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction
    Kim, NS
    Flautner, K
    Blaauw, D
    Mudge, T
    [J]. 35TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-35), PROCEEDINGS, 2002, : 219 - 230
  • [7] PROCEDURE MERGING WITH INSTRUCTION CACHES
    MCFARLING, S
    [J]. SIGPLAN NOTICES, 1991, 26 (06): : 71 - 79
  • [8] Timing Analysis for Instruction Caches
    Frank Mueller
    [J]. Real-Time Systems, 2000, 18 : 217 - 247
  • [9] Timing analysis for instruction caches
    Mueller, F
    [J]. REAL-TIME SYSTEMS, 2000, 18 (2-3) : 217 - 247
  • [10] Precise control of instruction caches
    Smirli, M
    Lioupis, D
    Kissell, K
    [J]. FIFTH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1998, : 11 - 18