An Instruction to Accelerate Software Caches

被引:0
|
作者
Azevedo, Arnaldo [1 ]
Juurlink, Ben [2 ]
机构
[1] Delft Univ Technol, Comp Engn Lab, Fac Elect Engn Math & Comp Sci, Delft, Netherlands
[2] Tech Univ Berlin, Embedded Syst Architectures, Berlin, Germany
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we propose an instruction to accelerate software caches. While DMAs are very efficient for predictable data sets that can be fetched before they are needed, they introduce a large latency overhead for computations with unpredictable access behavior. Software caches are advantageous when the data set is not predictable but exhibits locality. However, software caches also incur a large overhead. Because the main overhead is in the access function, we propose an instruction that replaces the look-up function of the software cache. This instruction is evaluated using the Multidimensional Software Cache and two multimedia kernels, GLCM and H.264 Motion Compensation. The results show that the proposed instruction accelerates the software cache access time by a factor of 2.6. This improvement translates to a 2.1 speedup for GLCM and 1.28 for MC, when compared with the IBM software cache.
引用
收藏
页码:158 / +
页数:2
相关论文
共 50 条
  • [1] Optimal code placement of embedded software for instruction caches
    Tomiyama, H
    Yasuura, H
    [J]. EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 96 - 101
  • [2] PROCEDURE MERGING WITH INSTRUCTION CACHES
    MCFARLING, S
    [J]. SIGPLAN NOTICES, 1991, 26 (06): : 71 - 79
  • [3] On the reliability of drowsy instruction caches
    Shin, Soong Hyun
    Chung, Sung Woo
    Jhon, Chu Shik
    [J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2006, 4186 : 445 - 451
  • [4] Timing Analysis for Instruction Caches
    Frank Mueller
    [J]. Real-Time Systems, 2000, 18 : 217 - 247
  • [5] Cache modeling for real-time software: Beyond direct mapped instruction caches
    Li, YTS
    Malik, S
    Wolfe, A
    [J]. 17TH IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 1996, : 254 - 263
  • [6] Timing analysis for instruction caches
    Mueller, F
    [J]. REAL-TIME SYSTEMS, 2000, 18 (2-3) : 217 - 247
  • [7] Precise control of instruction caches
    Smirli, M
    Lioupis, D
    Kissell, K
    [J]. FIFTH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1998, : 11 - 18
  • [8] On the Thermal Attack in Instruction Caches
    Kong, Joonho
    John, Johnsy K.
    Chung, Eui-Young
    Chung, Sung Woo
    Hu, Jie
    [J]. IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2010, 7 (02) : 217 - 223
  • [9] Parallel software caches
    Formella, A
    Keller, J
    [J]. SOLVING IRREGULARLY STRUCTURED PROBLEMS IN PARALLEL, 1997, 1253 : 219 - 232
  • [10] Leveraging Caches to Accelerate Hash Tables and Memoization
    Zhang, Guowei
    Sanchez, Daniel
    [J]. MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2019, : 440 - 452