ALTERNATELY-ACTIVATED OPEN BITLINE TECHNIQUE FOR HIGH-DENSITY DRAMS

被引:0
|
作者
KUBOTA, Y
IWASE, Y
IGUCHI, K
TAKAGI, J
WATANABE, T
SAKIYAMA, K
机构
关键词
DRAM BITLINE CAPACITANCE NOISE POWER;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An effective bitline technique for high density DRAMs is studied. The open-type bitline structure where the bitlines are activated alternately can decrease the bitline noises and the current dissipation in memory cell arrays. In spite of several disadvantages inherent to the open-type bitline structure, this technique is found to get the larger read-out signal than the conventional bitline configurations for the DRAMs of 64 Mb and beyond. The effectiveness is confirmed with the measurement of the test-chips. This technique is expected to be more efficient for DRAMs of higher density, where the contribution of the inter-bitline capacitance is increased.
引用
收藏
页码:1259 / 1266
页数:8
相关论文
共 50 条
  • [1] A FLEXIBLE REDUNDANCY TECHNIQUE FOR HIGH-DENSITY DRAMS
    HORIGUCHI, M
    ETOH, J
    AOKI, M
    ITOH, K
    MATSUMOTO, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (01) : 12 - 17
  • [2] Redundancy techniques for high-density DRAMs
    Horiguchi, M
    SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, 1997, : 22 - 29
  • [3] Cell signal measurement for high-density drams
    Vollrath, JE
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 209 - 216
  • [4] HEMISPHERICAL GRAIN SILICON FOR HIGH-DENSITY DRAMS
    WATANABE, H
    SAKAI, A
    TATSUMI, T
    NIINO, T
    SOLID STATE TECHNOLOGY, 1992, 35 (07) : 29 - 33
  • [5] TRENCH CAPACITOR LEAKAGE IN HIGH-DENSITY DRAMS
    ELAHY, M
    SHICHIJO, H
    CHATTERJEE, PK
    SHAH, AH
    BANERJEE, SK
    WOMACK, RH
    IEEE ELECTRON DEVICE LETTERS, 1984, 5 (12) : 527 - 530
  • [6] Capacitor over bitline (COB) DRAM cell and its contributions to high density DRAMs
    Kimura, Shin'ichiro
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 79 - 80
  • [7] Generalized Integrated Interleaved Codes for High-Density DRAMs
    Tang, Yok Jye
    Zhang, Xinmiao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (01) : 410 - 414
  • [8] DESIGN RULE RELAXATION APPROACH FOR HIGH-DENSITY DRAMS
    SAEKI, T
    KAKEHASHI, E
    MORI, H
    KOGA, H
    NODA, K
    FUJITA, M
    SUGAWARA, H
    NAGATA, K
    NISHIMOTO, S
    MUROTANI, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (03) : 406 - 415
  • [9] A NOVEL MEMORY CELL ARCHITECTURE FOR HIGH-DENSITY DRAMS
    OHTA, Y
    MIMOTO, T
    TORIMARU, Y
    MIYAKE, R
    SHARP TECHNICAL JOURNAL, 1990, (44): : 47 - 50
  • [10] High-Density SOT-MRAM Based on Shared Bitline Structure
    Seo, Yeongkyo
    Roy, Kaushik
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (08) : 1600 - 1603