Capacitor over bitline (COB) DRAM cell and its contributions to high density DRAMs

被引:1
|
作者
Kimura, Shin'ichiro [1 ]
机构
[1] Hitachi Ltd, Cent Res Lab, Tokyo 1858601, Japan
关键词
D O I
10.1109/VTSA.2008.4530807
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The capacitor over bitline (COB) cell has significantly contributed to the increase of DRAM density. A simple idea of making capacitors over bitlines changed the memory cell structure and fabrication steps, and enabled the cell to maintain sufficient storage capacitance in ever decreasing memory cell. The COB cell has been proved to be the most suitable DRAM cell structure for this decade. In this presentation, I would like to review the COB cell development and its contributions to the high density DRAMs. Outlook on future cell structures based on the COB cell will also be discussed.
引用
收藏
页码:79 / 80
页数:2
相关论文
共 50 条
  • [1] New DRAM cell structure with Capacitor-Equiplanar-to-Bitline (CEB) for bitline coupling noise elimination
    Chang, Li-Fu
    Hsu, Yu-Ming
    Chi, Min-hwa
    International Conference on Solid-State and Integrated Circuit Technology Proceedings, 1998, : 428 - 431
  • [2] A new DRAM cell structure with capacitor-equiplanar-to-bitline (CEB) for bitline coupling noise elimination
    Chang, LF
    Hsu, YM
    Chi, MH
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 428 - 431
  • [3] ALTERNATELY-ACTIVATED OPEN BITLINE TECHNIQUE FOR HIGH-DENSITY DRAMS
    KUBOTA, Y
    IWASE, Y
    IGUCHI, K
    TAKAGI, J
    WATANABE, T
    SAKIYAMA, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (10) : 1259 - 1266
  • [4] SPREAD-VERTICAL-CAPACITOR CELL (SVC) FOR HIGH-DENSITY DRAMS
    MATSUO, N
    NAKATA, Y
    OGAWA, H
    YABU, T
    MATSUMOTO, S
    SASAGO, M
    HASHIMOTO, K
    OKADA, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (04) : 750 - 754
  • [5] TRENCH CAPACITOR LEAKAGE IN HIGH-DENSITY DRAMS
    ELAHY, M
    SHICHIJO, H
    CHATTERJEE, PK
    SHAH, AH
    BANERJEE, SK
    WOMACK, RH
    IEEE ELECTRON DEVICE LETTERS, 1984, 5 (12) : 527 - 530
  • [6] Novel capacitor technology for high density stand-alone and embedded DRAMs
    Kim, YK
    Lee, SH
    Choi, SJ
    Park, HB
    Seo, YD
    Chin, KH
    Kim, D
    Lim, JS
    Kim, WD
    Nam, KJ
    Cho, MH
    Hwang, KH
    Kim, YS
    Kim, SS
    Park, YW
    Moon, JT
    Lee, SL
    Lee, MY
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 369 - 372
  • [8] Cell signal measurement for high-density drams
    Vollrath, JE
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 209 - 216
  • [9] Ruthenium bottom electrode prepared by electroplating for a high density DRAM capacitor
    Kwon, OJ
    Cha, SH
    Kim, JJ
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2004, 151 (02) : C127 - C132
  • [10] High density DRAM for space utilizing embedded DRAMs macros in 32nm SOI CMOS
    Popp, Jeremy
    Ballast, John
    Rabaa, Salim
    McKay, Tony
    Braatz, Jim
    2011 IEEE INTERNATIONAL SOI CONFERENCE, 2011,