ALTERNATELY-ACTIVATED OPEN BITLINE TECHNIQUE FOR HIGH-DENSITY DRAMS

被引:0
|
作者
KUBOTA, Y
IWASE, Y
IGUCHI, K
TAKAGI, J
WATANABE, T
SAKIYAMA, K
机构
关键词
DRAM BITLINE CAPACITANCE NOISE POWER;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An effective bitline technique for high density DRAMs is studied. The open-type bitline structure where the bitlines are activated alternately can decrease the bitline noises and the current dissipation in memory cell arrays. In spite of several disadvantages inherent to the open-type bitline structure, this technique is found to get the larger read-out signal than the conventional bitline configurations for the DRAMs of 64 Mb and beyond. The effectiveness is confirmed with the measurement of the test-chips. This technique is expected to be more efficient for DRAMs of higher density, where the contribution of the inter-bitline capacitance is increased.
引用
收藏
页码:1259 / 1266
页数:8
相关论文
共 50 条
  • [31] Accurate Delay Extraction of Serpentine Lines for Next-Generation High-Density DRAMs
    Zhang, Mu-Shui
    Tan, Hong-Zhou
    Long, Yunliang
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (12): : 1802 - 1809
  • [32] HIGH-DENSITY FERROUS PARTS BY ACTIVATED SINTERING
    HWANG, KS
    GERMAN, RM
    JOURNAL OF METALS, 1981, 33 (09): : A36 - A36
  • [33] HIGH-DENSITY FERROUS PARTS BY ACTIVATED SINTERING
    HWANG, KS
    GERMAN, RM
    AMERICAN CERAMIC SOCIETY BULLETIN, 1981, 60 (08): : 853 - 853
  • [34] Analysis of single-ion multiple-bit upset in high-density DRAMs
    Makihara, A
    Shindou, H
    Nemoto, N
    Kuboyama, S
    Matsuda, S
    Oshima, T
    Hirao, T
    Itoh, H
    Buchner, S
    Campbell, AB
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2000, 47 (06) : 2400 - 2404
  • [35] THE DOUBLE-SIDED RUGGED POLY SI (DSR) TECHNOLOGY FOR HIGH-DENSITY DRAMS
    OGIHARA, H
    YOSHIMARU, M
    TAKASE, S
    KUROGI, H
    TAMURA, H
    KITA, A
    ONODA, H
    INO, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (03) : 288 - 292
  • [36] Influence of Ta2O5 crystallization on the performance of capacitors for high-density DRAMs
    Furukawa, R.
    Kanda, N.
    Yamamoto, H.
    Yoshida, T.
    Yamagami, N.
    Uemura, T.
    Honma, T.
    Kanai, M.
    Kunitomo, M.
    Takahashi, M.
    Uchiyama, H.
    Ohji, Y.
    IEEE International Symposium on Semiconductor Manufacturing Conference, Proceedings, 1999, : 249 - 252
  • [37] A HIGH-DENSITY DUAL-PORT MEMORY CELL OPERATION AND ARRAY ARCHITECTURE FOR ULSI DRAMS
    HIDAKA, H
    ARIMOTO, K
    FUJISHIMA, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 610 - 617
  • [39] A HIGH-DENSITY DUAL-PORT MEMORY CELL OPERATION AND ARRAY ARCHITECTURE FOR ULSI DRAMS
    HIDAKA, H
    ARIMOTO, K
    FUJISHIMA, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (04) : 508 - 515
  • [40] OPEN FOLDED BIT-LINE ARRANGEMENT FOR ULTRA-HIGH-DENSITY DRAMS
    TAKASHIMA, D
    WATANABE, S
    NAKANO, H
    OOWAKI, Y
    OHUCHI, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (05) : 869 - 872