ALTERNATELY-ACTIVATED OPEN BITLINE TECHNIQUE FOR HIGH-DENSITY DRAMS

被引:0
|
作者
KUBOTA, Y
IWASE, Y
IGUCHI, K
TAKAGI, J
WATANABE, T
SAKIYAMA, K
机构
关键词
DRAM BITLINE CAPACITANCE NOISE POWER;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An effective bitline technique for high density DRAMs is studied. The open-type bitline structure where the bitlines are activated alternately can decrease the bitline noises and the current dissipation in memory cell arrays. In spite of several disadvantages inherent to the open-type bitline structure, this technique is found to get the larger read-out signal than the conventional bitline configurations for the DRAMs of 64 Mb and beyond. The effectiveness is confirmed with the measurement of the test-chips. This technique is expected to be more efficient for DRAMs of higher density, where the contribution of the inter-bitline capacitance is increased.
引用
收藏
页码:1259 / 1266
页数:8
相关论文
共 50 条
  • [21] Bitline/plateline reference-level-precharge scheme for high-density ChainFeRAM
    Oikawa, K
    Takashima, D
    Shiratake, S
    Hoya, K
    Joachim, HO
    2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, : 169 - 170
  • [22] An efficient statistical analysis methodology and its application to high-density DRAMs
    Lee, SH
    Choi, CH
    Kong, JT
    Lee, WS
    Yoo, JH
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 678 - 683
  • [23] Formation and properties of roughened poly-Si electrodes for high-density DRAMs
    Liu, HW
    Lin, ZJ
    Yu, SY
    Huang, SC
    Cheng, SC
    THIN FILMS - STRUCTURE AND MORPHOLOGY, 1997, 441 : 119 - 124
  • [24] OFFSET COMPENSATING BIT-LINE SENSING SCHEME FOR HIGH-DENSITY DRAMS
    WATANABE, Y
    NAKAMURA, N
    WATANABE, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (01) : 9 - 13
  • [25] Stabilization of voltage limiter circuit for high-density DRAMs using Miller compensation
    Tanaka, Hitoshi
    Aoki, Masakazu
    Etoh, Jun
    Horiguchi, Masashi
    Itoh, Kiyoo
    Kajigaya, Kazuhiko
    Matsumoto, Tetsurou
    Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 1993, 76 (04): : 60 - 72
  • [26] Failure analysis induced by Memory Cell Plate Noise in high-density DRAMs
    Jung, Mingu
    Lee, Myungjae
    Kwon, Hyungshin
    Hong, Heeil
    Hwang, Hongsun
    Rhee, Sangjae
    Cho, Kangyong
    Jin, Gyoyoung
    ISTFA 2016: CONFERENCE PROCEEDINGS FROM THE 42ND INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2016, : 88 - 90
  • [27] A NEW CR-DELAY CIRCUIT TECHNOLOGY FOR HIGH-DENSITY AND HIGH-SPEED DRAMS
    WATANABE, Y
    OHSAWA, T
    SAKURAI, K
    FURUYAMA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (04) : 905 - 910
  • [28] SEE sensitivity determination of high-density DRAMs with limited-range heavy ions
    Aerospace Corp, Los Angeles, United States
    IEEE Radiation Effects Data Workshop, 2000, : 45 - 52
  • [29] SEE sensitivity determination of high-density DRAMs with limited-range heavy ions
    Koga, R
    Crain, SH
    Yu, P
    Crawford, KB
    2000 IEEE RADIATION EFFECTS DATA WORKSHOP - WORKSHOP RECORD, 2000, : 45 - 52
  • [30] SEE sensitivity determination of high-density DRAMs with limited-range heavy ions
    Koga, R
    Crain, SH
    Yu, P
    Crawford, KB
    2001 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, 2001, : 182 - 189