共 32 条
- [22] Graph partitioning applied to the logic testing of combinational circuits Discrete Appl Math, 1-3 (131):
- [25] AN ALGORITHM TO GENERATE COMPLETE TEST SETS FOR STUCK-AT FAULTS IN COMBINATIONAL LOGIC-CIRCUITS JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 1988, 325 (01): : 133 - 142
- [28] A novel functional testing and verification technique for logic circuits CDES '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2005, : 129 - 135