Graph partitioning applied to the logic testing of combinational circuits

被引：0
|
作者：
机构：
来源：
Discrete Appl Math | / 1-3卷 / 131期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] GRAPH PARTITIONING APPLIED TO THE LOGIC TESTING OF COMBINATIONAL-CIRCUITS
    DAVISMORADKHAN, M
    ROUCAIROL, C
    DISCRETE APPLIED MATHEMATICS, 1995, 62 (1-3) : 131 - 165
  • [2] BILCO: Built in testing method for combinational logic circuits
    Harvey, DM
    ELECTRONICS LETTERS, 1996, 32 (01) : 31 - 33
  • [3] TRANSITION COUNT TESTING OF COMBINATIONAL LOGIC-CIRCUITS
    HAYES, JP
    IEEE TRANSACTIONS ON COMPUTERS, 1976, 25 (06) : 613 - 620
  • [4] PARTITIONING OF LOGIC-CIRCUITS FOR EXHAUSTIVE TESTING
    LALA, PK
    TAO, DL
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 69 (02) : 225 - 231
  • [5] Graph-theoretic algorithm for finding maximal supergates in combinational logic circuits
    Min, HB
    Park, ES
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (06): : 313 - 318
  • [6] Combinational logic circuits with photonic devices
    Schiopu, P
    Degeratu, V
    Degeratu, S
    SIOEL '99: SIXTH SYMPOSIUM ON OPTOELECTRONICS, 2000, 4068 : 584 - 590
  • [7] Delay abstraction in combinational logic circuits
    Kobayashi, N
    Malik, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (10) : 1205 - 1212
  • [8] Quaternary CMOS Combinational Logic Circuits
    Patel, Vasundara K. S.
    Gurumurthy, K. S.
    2009 INTERNATIONAL CONFERENCE ON INFORMATION AND MULTIMEDIA TECHNOLOGY, PROCEEDINGS, 2009, : 538 - 542
  • [9] FAULT MASKING IN COMBINATIONAL LOGIC CIRCUITS
    DIAS, FJO
    IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (05) : 476 - 482
  • [10] Combinational logical circuits into ternary logic
    Degeratu, Vasile
    Degeratu, Stefania
    Schiopu, Paul
    Schiopu, Carmen
    ADVANCED TOPICS IN OPTOELECTRONICS, MICROELECTRONICS, AND NANOTECHNOLOGIES IV, 2009, 7297
12345