Graph partitioning applied to the logic testing of combinational circuits

被引：0
|
作者：
机构：
来源：
Discrete Appl Math | / 1-3卷 / 131期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [11] The Automatic Synthesis of Combinational Logic Circuits with Graph-based Clonal Selection Algorithm
    Gan, Zhaohui
    Shi, Gang
    Shang, Tao
    2009 INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND COMPUTATIONAL INTELLIGENCE, VOL I, PROCEEDINGS, 2009, : 540 - 544
  • [12] FAST TEST-GENERATION AND PARTIAL TESTING FOR COMBINATIONAL LOGIC-CIRCUITS
    LIU, J
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1987, 62 (05) : 739 - 746
  • [13] On testing of interconnect open defects in combinational logic circuits with stems of large fanout
    Reddy, SM
    Pomeranz, I
    Tang, HX
    Kajihara, S
    Kinoshita, K
    INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 83 - 89
  • [14] An efficient partitioning algorithm of combinational CMOS circuits
    Shaer, B
    Dib, K
    ISVLSI 2000: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI - NEW PARADIGMS FOR VLSI SYSTEMS DESIGN, 2002, : 159 - 164
  • [15] On Heuristics for Seeding the Initial Population of Cartesian Genetic Programming Applied to Combinational Logic Circuits
    Manfrini, Francisco A. L.
    Bernardino, Heder S.
    Barbosa, Helio J. C.
    PROCEEDINGS OF THE 2016 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE (GECCO'16 COMPANION), 2016, : 105 - 106
  • [16] DESIGN AND TESTING OF COMBINATIONAL LOGIC CIRCUITS USING BUILT IN SELF TEST SCHEME FOR FPGAs
    Vannal, Nagaraj S.
    Siddamal, Saroja V.
    Bidaralli, Shruti V.
    Bhille, Mahalaxmi S.
    2015 FIFTH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT2015), 2015, : 903 - 907
  • [17] Checking combinational circuits by the method of logic complement
    Goessel, M
    Morozov, AV
    Sapozhnikov, VV
    Sapozhaikov, VV
    AUTOMATION AND REMOTE CONTROL, 2005, 66 (08) : 1336 - 1346
  • [18] MULTIPLE FAULT DETECTION FOR COMBINATIONAL LOGIC CIRCUITS
    YAU, SS
    YANG, SC
    IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (03) : 233 - 242
  • [19] WIDTH AND DEPTH OF COMBINATIONAL LOGIC-CIRCUITS
    YASUURA, H
    INFORMATION PROCESSING LETTERS, 1981, 13 (4-5) : 191 - 194
  • [20] Evolutionary multiobjective design of combinational logic circuits
    Coello, CAC
    Aguirre, AH
    Buckles, BP
    SECOND NASA/DOD WORKSHOP ON EVOLVABLE HARDWARE, PROCEEDINGS, 2000, : 161 - 170
12345