On Heuristics for Seeding the Initial Population of Cartesian Genetic Programming Applied to Combinational Logic Circuits

被引:4
|
作者
Manfrini, Francisco A. L. [1 ,2 ]
Bernardino, Heder S. [1 ]
Barbosa, Helio J. C. [1 ,3 ]
机构
[1] Univ Fed Juiz de Fora, Juiz de Fora, MG, Brazil
[2] IFET, Juiz De Fora, MG, Brazil
[3] LNCC, Petropolis, RJ, Brazil
关键词
Cartesian Genetic Programming; population seeding; combinational logic circuits;
D O I
10.1145/2908961.2909031
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The design of circuits is an important research field and the corresponding optimization problems are complex and computationally expensive. Here, a Cartesian Genetic Programming (CGP) technique was used to design combinational logic circuits. Several configurations were tested for seeding the initial population. First, the number of rows, columns, and levels-back were varied. In addition, the initial population was generated using only NAND gates. These configurations were compared with results from the literature in four benchmark circuits, where in all instances it was possible to find that some seeding configurations contributed beneficially to the evolutionary process, allowing CGP to find a solution employing a lower number of fitness evaluations. Finally, the variation of the number of nodes of the individuals during the search was also analyzed and the results showed that there is a correlation between the topology of the initial population and the region of the search space which is explored.
引用
收藏
页码:105 / 106
页数:2
相关论文
共 45 条
  • [1] Cartesian Genetic Programming with Crossover for Designing Combinational Logic Circuits
    da Silva, Jose Eduardo H.
    Bernardino, Heder S.
    2018 7TH BRAZILIAN CONFERENCE ON INTELLIGENT SYSTEMS (BRACIS), 2018, : 145 - 150
  • [2] Cartesian Genetic Programming with Guided and Single Active Mutations for Designing Combinational Logic Circuits
    da Silva, Jose Eduardo H.
    de Souza, Lucas A. M.
    Bernardino, Heder S.
    MACHINE LEARNING, OPTIMIZATION, AND DATA SCIENCE, 2019, 11943 : 396 - 408
  • [3] A 3-Step Cartesian Genetic Programming for Designing Combinational Logic Circuits with Multiplexers
    Henriques da Silva, Jose Eduardo
    Bernardino, Heder Soares
    PROGRESS IN ARTIFICIAL INTELLIGENCE, EPIA 2019, PT I, 2019, 11804 : 762 - 774
  • [4] Optimization of Combinational Logic Circuits with Genetic Programming
    Karakatic, S.
    Podgorelec, V.
    Hericko, M.
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2013, 19 (07) : 86 - 89
  • [5] On Area Minimization of Complex Combinational Circuits Using Cartesian Genetic Programming
    Vasicek, Zdenek
    Sekanina, Lukas
    2012 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2012,
  • [6] Applying genetic parallel programming to synthesize combinational logic circuits
    Cheang, Sin Man
    Lee, Kin Hong
    Leung, Kwong Sak
    IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2007, 11 (04) : 503 - 520
  • [7] Designing Combinational Circuits Using a Multi-objective Cartesian Genetic Programming with Adaptive Population Size
    Lima, Leandro S.
    Bernardino, Heder S.
    Barbosa, Helio J. C.
    MACHINE LEARNING, OPTIMIZATION, AND DATA SCIENCE, 2019, 11943 : 592 - 604
  • [8] Optimization of Combinational Logic Circuits Using NAND Gates and Genetic Programming
    Rajaei, Arezoo
    Houshmand, Mahboobeh
    Rouhani, Modjtaba
    SOFT COMPUTING IN INDUSTRIAL APPLICATIONS, 2011, 96 : 405 - +
  • [9] Variable Topology Cartesian Genetic Programming for Combinational Circuit
    Wang, Xiuqin
    Wang, Hao
    Ma, Guangsheng
    ICNC 2008: FOURTH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 7, PROCEEDINGS, 2008, : 306 - +
  • [10] On the Use of Evolutionary Programming for Combinational Logic Circuits Design
    Contreras-Cruz, Marco A.
    Ayala-Ramirez, Victor
    Alvarado-Velazco, Paola B.
    PROGRESS IN PATTERN RECOGNITION IMAGE ANALYSIS, COMPUTER VISION, AND APPLICATIONS, CIARP 2014, 2014, 8827 : 191 - 198