On Heuristics for Seeding the Initial Population of Cartesian Genetic Programming Applied to Combinational Logic Circuits

被引:4
|
作者
Manfrini, Francisco A. L. [1 ,2 ]
Bernardino, Heder S. [1 ]
Barbosa, Helio J. C. [1 ,3 ]
机构
[1] Univ Fed Juiz de Fora, Juiz de Fora, MG, Brazil
[2] IFET, Juiz De Fora, MG, Brazil
[3] LNCC, Petropolis, RJ, Brazil
关键词
Cartesian Genetic Programming; population seeding; combinational logic circuits;
D O I
10.1145/2908961.2909031
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The design of circuits is an important research field and the corresponding optimization problems are complex and computationally expensive. Here, a Cartesian Genetic Programming (CGP) technique was used to design combinational logic circuits. Several configurations were tested for seeding the initial population. First, the number of rows, columns, and levels-back were varied. In addition, the initial population was generated using only NAND gates. These configurations were compared with results from the literature in four benchmark circuits, where in all instances it was possible to find that some seeding configurations contributed beneficially to the evolutionary process, allowing CGP to find a solution employing a lower number of fitness evaluations. Finally, the variation of the number of nodes of the individuals during the search was also analyzed and the results showed that there is a correlation between the topology of the initial population and the region of the search space which is explored.
引用
收藏
页码:105 / 106
页数:2
相关论文
共 45 条
  • [21] Cartesian genetic programming applied to pitch estimation of piano notes
    Inacio, Tiago
    Miragaia, Rolando
    Reis, Gustavo
    Grilo, Carlos
    Fernandez, Francisco
    PROCEEDINGS OF 2016 IEEE SYMPOSIUM SERIES ON COMPUTATIONAL INTELLIGENCE (SSCI), 2016,
  • [22] Parallel Optimization of Transistor Level Circuits using Cartesian Genetic Programming
    Mrazek, Vojtech
    Vasicek, Zdenek
    PROCEEDINGS OF THE 2017 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE COMPANION (GECCO'17 COMPANION), 2017, : 1849 - 1856
  • [23] A GENETIC ALGORITHM METHODOLOGY TO FIND THE MAXIMUM DATAPATH COVERAGE FOR COMBINATIONAL LOGIC CIRCUITS
    Sosa, Javier
    Montiel-Nelson, Juan A.
    Nooshabadi, Saeid
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2010, 19 (02) : 435 - 450
  • [24] The derivation of minimal test sets for combinational logic circuits using Genetic Algorithms
    Takhar, JS
    Gilbert, DJ
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 39 - 42
  • [25] CGACLC: Improving Genetic Algorithm through Clustering for Designing of Combinational Logic Circuits
    Alidousti, Zahra
    Basiri, Mohammad Ehsan
    2017 3RD INTERNATIONAL CONFERENCE ON PATTERN RECOGNITION AND IMAGE ANALYSIS (IPRIA), 2017, : 44 - 49
  • [26] Gate-Level Optimization of Polymorphic Circuits Using Cartesian Genetic Programming
    Gajda, Zbysek
    Sekanina, Lukas
    2009 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-5, 2009, : 1599 - 1604
  • [27] Multi-logic-unit processor: A combinational logic circuit evaluation engine for genetic parallel programming
    Lau, WS
    Li, G
    Lee, KH
    Leung, KS
    Cheang, SM
    GENETIC PROGRAMMING, PROCEEDINGS, 2005, 3447 : 167 - 177
  • [28] Genetic Algorithm Based Design of Combinational Logic Circuits using Reed Muller blocks
    Vijayakumari, C. K.
    Mythili, P.
    James, Rekha K.
    WORLD CONGRESS ON ENGINEERING, WCE 2015, VOL I, 2015, : 178 - 183
  • [29] Learning from experience: Case injected genetic algorithm design of combinational logic circuits
    Louis, SJ
    ADAPTIVE COMPUTING IN DESIGN AND MANUFACTURE V, 2002, : 295 - 306
  • [30] On the use of a population-based particle swarm optimizer to design combinational logic circuits
    Luna, EH
    Coello, CAC
    Aguirre, AH
    2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS, 2004, : 183 - 190