共 45 条
- [21] Cartesian genetic programming applied to pitch estimation of piano notes PROCEEDINGS OF 2016 IEEE SYMPOSIUM SERIES ON COMPUTATIONAL INTELLIGENCE (SSCI), 2016,
- [22] Parallel Optimization of Transistor Level Circuits using Cartesian Genetic Programming PROCEEDINGS OF THE 2017 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE COMPANION (GECCO'17 COMPANION), 2017, : 1849 - 1856
- [24] The derivation of minimal test sets for combinational logic circuits using Genetic Algorithms 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 39 - 42
- [25] CGACLC: Improving Genetic Algorithm through Clustering for Designing of Combinational Logic Circuits 2017 3RD INTERNATIONAL CONFERENCE ON PATTERN RECOGNITION AND IMAGE ANALYSIS (IPRIA), 2017, : 44 - 49
- [26] Gate-Level Optimization of Polymorphic Circuits Using Cartesian Genetic Programming 2009 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-5, 2009, : 1599 - 1604
- [27] Multi-logic-unit processor: A combinational logic circuit evaluation engine for genetic parallel programming GENETIC PROGRAMMING, PROCEEDINGS, 2005, 3447 : 167 - 177
- [28] Genetic Algorithm Based Design of Combinational Logic Circuits using Reed Muller blocks WORLD CONGRESS ON ENGINEERING, WCE 2015, VOL I, 2015, : 178 - 183
- [29] Learning from experience: Case injected genetic algorithm design of combinational logic circuits ADAPTIVE COMPUTING IN DESIGN AND MANUFACTURE V, 2002, : 295 - 306
- [30] On the use of a population-based particle swarm optimizer to design combinational logic circuits 2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS, 2004, : 183 - 190