Genetic Algorithm Based Design of Combinational Logic Circuits using Reed Muller blocks

被引:0
|
作者
Vijayakumari, C. K. [1 ]
Mythili, P. [2 ]
James, Rekha K. [2 ]
机构
[1] Govt Engn Coll, Rajiv Gandhi Inst Technol, Dept Elect Engn, Kottayam, Kerala, India
[2] Cochin Univ Sci & Technol, Div Elect, Kochi, Kerala, India
关键词
Combinational logic circuits; Genetic Algorithm; Reed Muller ULM; Davio decomposition technique;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
In this paper an approach based on an evolutionary algorithm to design combinational logic circuits with minimum number of Reed Muller units is suggested. Since replication of the same unit reduces the implementation cost of VLSI systems, a single control line Reed Muller universal Logic module (RM ULM) alone is used for the design. Any Boolean function can be realized with this method using any optimization algorithm. Here Genetic Algorithm (GA) is used as the optimization tooL.A modification has been made on Davio decomposition technique and it has been observed that the circuits evolved are of lesser complexity and are superior to the circuits in traditional method in terms of power, area and delay.
引用
收藏
页码:178 / 183
页数:6
相关论文
共 50 条
  • [1] Genetic Algorithm based design of Combinational logic circuits using Universal Logic Modules
    Vijayakumari, C. K.
    Mythili, P.
    James, Rekha K.
    Kumar, Anil C., V
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 : 1246 - 1253
  • [2] Learning from experience: Case injected genetic algorithm design of combinational logic circuits
    Louis, SJ
    ADAPTIVE COMPUTING IN DESIGN AND MANUFACTURE V, 2002, : 295 - 306
  • [3] An Improved Design of Combinational Digital Circuits with Multiplexers using Genetic Algorithm
    Vijayakumari, C. K.
    Lukose, Dileep
    Mythili, P.
    James, Rekha K.
    2013 ANNUAL INTERNATIONAL CONFERENCE ON EMERGING RESEARCH AREAS & 2013 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMMUNICATIONS & RENEWABLE ENERGY (AICERA/ICMICR), 2013,
  • [4] Design of memristor-based combinational logic circuits
    Tao, Zeheng
    Wang, Lei
    Sun, Chuanyang
    Wan, Xiang
    Liu, Xiaoyan
    Cai, Zhikuang
    Lian, Xiaojuan
    IEICE ELECTRONICS EXPRESS, 2024, 21 (03):
  • [5] Design of Memristor-Based Combinational Logic Circuits
    Liu, Gongzhi
    Shen, Shuhang
    Jin, Peipei
    Wang, Guangyi
    Liang, Yan
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (12) : 5825 - 5846
  • [6] Design of Memristor-Based Combinational Logic Circuits
    Gongzhi Liu
    Shuhang Shen
    Peipei Jin
    Guangyi Wang
    Yan Liang
    Circuits, Systems, and Signal Processing, 2021, 40 : 5825 - 5846
  • [7] A Fast Modular Simulator for Combinational Logic Circuits generated by Genetic Algorithm
    Cabrita, Daniel M.
    Godoy, Walter, Jr.
    Lopes, Heitor S.
    2013 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2013, : 2797 - 2801
  • [8] Application of quantum genetic algorithm in searching for best polarity of multi-output reed-muller logic circuits
    Wang, Peng-Jun
    Li, Hui
    Wu, Wen-Jin
    Wang, Ling-Li
    Zhang, Xiao-Ying
    Dai, Jing
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2010, 38 (05): : 1058 - 1063
  • [9] Design of Some Quaternary Combinational Logic Blocks Using a New Logic System
    Jahangir, Ifat
    Hasan, Dihan Md. Nuruddin
    Reza, Md. Shamim
    TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 978 - 983
  • [10] Area Optimization of Fixed-Polarity Reed-Muller Circuits Based on Niche Genetic Algorithm
    Zhang Huihong
    Wang Pengjun
    Gu Xingsheng
    CHINESE JOURNAL OF ELECTRONICS, 2011, 20 (01): : 27 - 30