共 50 条
- [2] Multilevel logic synthesis technique for efficient verification testing IEE Proc Comput Digital Tech, 2 (83-91):
- [3] Multilevel logic synthesis technique for efficient verification testing IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1997, 144 (02): : 83 - 91
- [4] System verification with SCV - Logic is logic, and testing is testing DR DOBBS JOURNAL, 2005, 30 (06): : 48 - 50
- [5] Design for Testability Technique of Reversible Logic Circuits Based on Exclusive Testing 2017 IEEE 26TH ASIAN TEST SYMPOSIUM (ATS), 2017, : 243 - 248
- [6] Temporal logic in verification of digital circuits JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2008, 59 (01): : 14 - 22
- [7] A Novel Adiabatic Technique for Energy Efficient Logic Circuits Design 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT CIRCUITS AND SYSTEMS (ICICS 2018), 2018, : 449 - 455
- [8] Novel technique for reliability testing of silicon integrated circuits IN-LINE CHARACTERIZATION, YIELD, RELIABILITY, AND FAILURE ANALYSIS IN MICROELECTRONIC MANUFACTURING II, 2001, 4406 : 185 - 190
- [9] A novel technique to improve noise immunity of CMOS dynamic logic circuits 41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 900 - 903