A novel functional testing and verification technique for logic circuits

被引:0
|
作者
Al-Asaad, H [1 ]
Valliappan, G [1 ]
Ramirez, L [1 ]
机构
[1] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
关键词
simulation; functional testing/verification; logic circuits; implementation-independent testing;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Functional verification plays a key role in the design verification cycle and the physical fault testing process. There are several functional verification methods that generate tests for modules independent of their implementation; however these methods do not scale well for medium to large circuits. In this paper we introduce a new implementation-independent functional test generation technique that extracts a good set of functional vectors that are characterized by a small number of neighbors. Two input vectors of a function are considered neighbors if they produce the same output value of the function and the Hamming distance between them is one. Our method can be easily implemented and it generates tests by selecting input vectors that have fewer neighbors among all input vectors. Our experimental results demonstrate that our generated tests are significantly better than random tests. Moreover our method can handle multiple-output circuits, and can be easily scaled to target large designs.
引用
收藏
页码:129 / 135
页数:7
相关论文
共 50 条
  • [1] FUNCTIONAL SPECIFICATION AND TESTING OF LOGIC-CIRCUITS
    ABADIR, MS
    REGHBATI, HK
    COMPUTERS & MATHEMATICS WITH APPLICATIONS, 1985, 11 (12) : 1143 - 1153
  • [2] Multilevel logic synthesis technique for efficient verification testing
    ASIC Design Cent, KyungGi-Do, Korea, Republic of
    IEE Proc Comput Digital Tech, 2 (83-91):
  • [3] Multilevel logic synthesis technique for efficient verification testing
    Lee, YH
    Chong, JW
    Russell, G
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1997, 144 (02): : 83 - 91
  • [4] System verification with SCV - Logic is logic, and testing is testing
    Frazier, GF
    DR DOBBS JOURNAL, 2005, 30 (06): : 48 - 50
  • [5] Design for Testability Technique of Reversible Logic Circuits Based on Exclusive Testing
    Mondal, Joyati
    Das, Debesh K.
    2017 IEEE 26TH ASIAN TEST SYMPOSIUM (ATS), 2017, : 243 - 248
  • [6] Temporal logic in verification of digital circuits
    Kotmanova, Daniela
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2008, 59 (01): : 14 - 22
  • [7] A Novel Adiabatic Technique for Energy Efficient Logic Circuits Design
    Chugh, Chetan
    Kaur, Pawandeep
    Gupta, Tarun Kumar
    Dadoria, Ajay Kumar
    2ND INTERNATIONAL CONFERENCE ON INTELLIGENT CIRCUITS AND SYSTEMS (ICICS 2018), 2018, : 449 - 455
  • [8] Novel technique for reliability testing of silicon integrated circuits
    LeMinh, P
    Wallinga, H
    Woerlee, PH
    van den Berg, A
    Holleman, J
    IN-LINE CHARACTERIZATION, YIELD, RELIABILITY, AND FAILURE ANALYSIS IN MICROELECTRONIC MANUFACTURING II, 2001, 4406 : 185 - 190
  • [9] A novel technique to improve noise immunity of CMOS dynamic logic circuits
    Ding, L
    Mazumder, P
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 900 - 903