共 50 条
- [41] Deriving Approximate Logic Circuits for TMR Technique Russian Physics Journal, 2022, 65 : 751 - 760
- [42] Novel logic circuits controlled by Vdd PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 85 - +
- [44] How to Use Temporal Logic in Combinational Circuits Verification with SMV INFORMATICS 2013: PROCEEDINGS OF THE TWELFTH INTERNATIONAL CONFERENCE ON INFORMATICS, 2013, : 83 - 87
- [45] Identify equivalent signal lines for logic verification of combinational circuits INFORMATION TECHNOLOGY AND INDUSTRIAL ENGINEERING, VOLS 1 & 2, 2014, : 313 - 320
- [48] An Equivalence Verification Methodology for Asynchronous Sleep Convention Logic Circuits 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
- [50] LEVER. A logic extraction and verification program for MOS circuits Proceedings of the ISMM International Symposium Computer Applications in Design, Simulation and Analysis, 1991,