A novel functional testing and verification technique for logic circuits

被引:0
|
作者
Al-Asaad, H [1 ]
Valliappan, G [1 ]
Ramirez, L [1 ]
机构
[1] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
关键词
simulation; functional testing/verification; logic circuits; implementation-independent testing;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Functional verification plays a key role in the design verification cycle and the physical fault testing process. There are several functional verification methods that generate tests for modules independent of their implementation; however these methods do not scale well for medium to large circuits. In this paper we introduce a new implementation-independent functional test generation technique that extracts a good set of functional vectors that are characterized by a small number of neighbors. Two input vectors of a function are considered neighbors if they produce the same output value of the function and the Hamming distance between them is one. Our method can be easily implemented and it generates tests by selecting input vectors that have fewer neighbors among all input vectors. Our experimental results demonstrate that our generated tests are significantly better than random tests. Moreover our method can handle multiple-output circuits, and can be easily scaled to target large designs.
引用
收藏
页码:129 / 135
页数:7
相关论文
共 50 条
  • [21] Logic verification of very large circuits using shark
    Casas, J
    Yang, H
    Khaira, M
    Joshi, M
    Tetzlaff, T
    Otto, S
    Seligman, E
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 310 - 317
  • [22] AUTOMATIC VERIFICATION OF ASYNCHRONOUS CIRCUITS USING TEMPORAL LOGIC
    DILL, DL
    CLARKE, EM
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1986, 133 (05): : 276 - 282
  • [23] FORMAL VERIFICATION AND SYNTHESIS OF NULL CONVENTIONAL LOGIC CIRCUITS
    Kapoor, Hemangee K.
    Ma, Jieming
    Krilavicius, Tomas
    Man, Ka Lok
    Lei, Chi-Un
    IAENG TRANSACTIONS ON ENGINEERING TECHNOLOGIES, VOL 7, 2012, : 320 - 333
  • [24] Constraint Solving for Synthesis and Verification of Threshold Logic Circuits
    Lee, Nian-Ze
    Jiang, Jie-Hong R.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (05) : 904 - 917
  • [25] A Logic Verification Framework for SFQ and AQFP Superconducting Circuits
    Fayyazi, Arash
    Munir, Mustafa
    Gopikanna, Aswin
    Nazarian, Shahin
    Pedram, Massoud
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2021, 31 (09)
  • [26] A novel LCD driver testing technique using logic test channels
    Su, CC
    Wang, WJ
    Wang, CH
    Tseng, IS
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 657 - 662
  • [27] ROBUST TESTING OF CMOS LOGIC-CIRCUITS
    JHA, NK
    COMPUTERS & ELECTRICAL ENGINEERING, 1989, 15 (01) : 19 - 28
  • [28] TESTING OF ZIPPER CMOS LOGIC-CIRCUITS
    TONG, Q
    JHA, NK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (03) : 877 - 880
  • [29] PARTITIONING OF LOGIC-CIRCUITS FOR EXHAUSTIVE TESTING
    LALA, PK
    TAO, DL
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 69 (02) : 225 - 231
  • [30] TESTING LOGIC-CIRCUITS WITH COMPRESSED DATA
    FUJIWARA, H
    KINOSHITA, K
    JOURNAL OF DESIGN AUTOMATION & FAULT-TOLERANT COMPUTING, 1979, 3 (3-4): : 211 - 225