NOVEL RECURSIVE ALGORITHM AND HIGHLY COMPACT SEMISYSTOLIC ARCHITECTURE FOR HIGH-THROUGHPUT COMPUTATION OF 2-D DHT

被引：1
|
作者：
MEHER, PK
PANDA, G
机构：
[1] Department of A.E. & I.E., Regional Engg. College
来源：
ELECTRONICS LETTERS | 1993年 / 29卷 / 10期
关键词：
SIGNAL PROCESSING; VLSI; TRANSFORMS; ALGORITHMS;
D O I：
10.1049/el:19930590
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A recursive algorithm and a fully pipelined semisystolic CORDIC architecture for computing the 2-D discrete Hartley transform are proposed. The proposed architecture has nearly eight times the throughput rate and requires nearly (1/8)th the chip area compared with the existing CORDIC architecture [1].
引用
收藏
页码：883 / 885
页数：3
相关论文
共 47 条
  • [1] An Area-Efficient VLSI Architecture for High-Throughput Computation of the 2-D DWT
    Dai, Yuzhou
    Zhang, Wei
    Shi, Lin
    Li, Qitao
    Wu, Zhuolun
    Liu, Yanyan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025,
  • [2] A 2-D systolic array for high-throughput computation of 2-D discrete fourier transform
    Meher, P. K.
    Patra, J. C.
    Vinod, A. P.
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1927 - +
  • [3] High-Throughput, Area-Efficient Architecture of 2-D Block FIR Filter Using Distributed Arithmetic Algorithm
    Prashant Kumar
    Prabhat Chandra Shrivastava
    Manish Tiwari
    Ganga Ram Mishra
    Circuits, Systems, and Signal Processing, 2019, 38 : 1099 - 1113
  • [4] High-Throughput, Area-Efficient Architecture of 2-D Block FIR Filter Using Distributed Arithmetic Algorithm
    Kumar, Prashant
    Shrivastava, Prabhat Chandra
    Tiwari, Manish
    Mishra, Ganga Ram
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (03) : 1099 - 1113
  • [5] Evaluation of Compact High-Throughput Reconfigurable Architecture Based on Bit-Serial Computation
    Tanigawa, Kazuya
    Hironaka, Tetuo
    PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 273 - 276
  • [6] The Algorithm and VLSI Architecture of High-Throughput and Highly Efficient Tensor Decomposition Engine
    Tsai, Ting-Yu
    Shen, Chung-An
    Wu, Tsung-Lin
    Huang, Yuan-Hao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (07) : 3134 - 3145
  • [7] Area- and Power-Efficient Architecture for High-Throughput Implementationof Lifting 2-D DWT
    Mohanty, Basant K.
    Mahajan, Anurag
    Meher, Pramod K.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (07) : 434 - 438
  • [8] A flexible high-throughput VLSI architecture with 2-D data-reuse for full-search motion estimation
    Lai, YK
    Chen, LG
    Tsai, TH
    Wu, PC
    INTERNATIONAL CONFERENCE ON IMAGE PROCESSING - PROCEEDINGS, VOL II, 1997, : 144 - 147
  • [9] A high-throughput and memory efficient 2-D Discrete Wavelet Transform hardware architecture for JPEG2000 standard
    Dimitroulakos, G
    Galanis, MD
    Milidonis, A
    Goutis, CE
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 472 - 475
  • [10] A Memory-Efficient High-Throughput Architecture for Lifting-Based Multi-Level 2-D DWT
    Hu, Yusong
    Jong, Ching Chuen
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2013, 61 (20) : 4975 - 4987
12345