FPGA Implementation of ASK, BPSK and QPSK Modulator Using Hardware Co-Simulation

被引:0
|
作者
Camilin, M. Kavi [1 ]
Sangeetha, K. Susan [1 ]
Rajasekar, B. [1 ]
机构
[1] Sathyabama Univ, Dept Elect & Commun Engn, Madras 600119, Tamil Nadu, India
关键词
QPSK; BPSK; FPGA; ASK;
D O I
暂无
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
Modulation techniques such as ASK, BPSK, QPSK and other higher order modulation can be easily simulated by using matlab/simulink and xilink system generator. The block set designed in the xilink automatically generate the code from library files and Xilinx. The hardware co-simulation can be perform with the help of HIL (Hardware-in-loop) and system generator, which facilitate to the developed code or generated code into the hardware and to obtain the output. The time saved by working with these types of high level programs is a real advantage of this proposed work. The ASK, BPSK and QPSK System will be design and implement successfully with the help of Matlab\Simulink and Xilinx\System Generator and the code generated from system generator has been simulate using ISE 14.3 and FPGA design as well as implement on many devices like spatran,vertex, kintex etc. using Verilog Hardware Description Language can be perform using this process. The observed results can be analyse with real time applications such as satellite communication and video conferencing. Finally, the power consumption of the proposed modulation techniques has been enhanced and compared with existing methods
引用
收藏
页码:194 / 204
页数:11
相关论文
共 50 条
  • [1] Hardware Co-Simulation of the BPSK and QPSK Systems on FPGA
    Popescu, Silvana
    Gontean, Aurel
    Budura, Georgeta
    [J]. 11TH IFAC/IEEE INTERNATIONAL CONFERENCE ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2012), 2012,
  • [2] Solar Array System Simulation using FPGA with Hardware Co-Simulation
    Rajesh, P.
    Rajasekar, S.
    Gupta, Rajesh
    Samuel, Paulson
    [J]. 2014 IEEE 23RD INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2014, : 2291 - 2296
  • [3] A Novel Implementation of QPSK Modulator on FPGA
    Pareek, Vishakha
    [J]. 2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
  • [4] Hardware Co-simulation of Reconfigurable FIR Filters on FPGA
    Ghosh, Anindita
    Chakraborty, Debashis
    [J]. ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 553 - 561
  • [5] FPGA Based Implementation of BPSK and QPSK Modulators using Address Reverse Accumulators
    Al Safi, Amean
    Bazuin, Bradley
    [J]. 2016 IEEE 7TH ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS MOBILE COMMUNICATION CONFERENCE (UEMCON), 2016,
  • [6] FPGA Implementation of Shaped Offset QPSK Modulator
    Rieth, Dominik
    Heller, Christoph
    Ascheid, Gerd
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2015, : 790 - 793
  • [7] Hardware in the Loop Co-Simulation of an FPGA Based Sine Pulse Width Modulator for Variable Speed AC Drives
    Belkhiri, Ahmed
    Belkhiri, Mohammed
    [J]. PRZEGLAD ELEKTROTECHNICZNY, 2020, 96 (12): : 47 - 52
  • [8] Design and FPGA Implementation of Real-Time Hardware Co-Simulation for Image Enhancement in Biomedical Applications
    Alareqi, Mohammed
    Elgouri, R.
    Tarhda, M.
    Mateur, K.
    Zemmouri, A.
    Mezouari, A.
    Hlou, L.
    [J]. 2017 INTERNATIONAL CONFERENCE ON WIRELESS TECHNOLOGIES, EMBEDDED AND INTELLIGENT SYSTEMS (WITS), 2017,
  • [9] Design and Implementation of SDR Based QPSK Modulator on FPGA
    Kazaz, Tarik
    Kulin, Merima
    Hadzialic, Mesud
    [J]. 2013 36TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2013, : 513 - 518
  • [10] FPGA Hardware Co-Simulation of Image Encryption Using Stream Cipher Based on Chaotic Maps
    Hasan, Fadhil Sahib
    Saffo, Maryam Amer
    [J]. SENSING AND IMAGING, 2020, 21 (01):