Hardware Co-Simulation of the BPSK and QPSK Systems on FPGA

被引：0

作者：

Popescu, Silvana ^{[1
]}

Gontean, Aurel ^{[1
]}

Budura, Georgeta ^{[2
]}

机构：

[1] Politehn Univ Timisoara, Fac Elect & Telecommun, Dept Appl Elect, Timisoara, Romania

[2] Politehn Univ Timisoara, Fac Elect & Telecommun, Telecommun Dept, Timisoara, Romania

来源：

11TH IFAC/IEEE INTERNATIONAL CONFERENCE ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2012) | 2012年

关键词：

demodulation; Digital Signal Processing; Field Programmable Gate Array; hardware; modulation; phase modulation; Reconfigurable Computing; simulation;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The application of FPGAs (Field Programmable Gate Array) became an important issue in designing electronic systems. Also, the flexibility and performance offered by reconfigurable computing shorts the development time required for implementing digital signal processing solutions using FPGAs. In this paper, we present original hardware designs of the BPSK and QPSK systems, using Matlab/Simulink environment, System Generator and Xilinx ISE, in order to verify the functionality of the systems in hardware which speeds up the simulations. The capabilities of the Spartan 3E board are also compared with previous reported results.

引用

页数：6

共 50 条

[1] FPGA Implementation of ASK, BPSK and QPSK Modulator Using Hardware Co-Simulation
Camilin, M. Kavi
Sangeetha, K. Susan
Rajasekar, B.
[J]. RESEARCH JOURNAL OF PHARMACEUTICAL BIOLOGICAL AND CHEMICAL SCIENCES, 2016, 7 (04): : 194 - 204
[2] Hardware Co-simulation of Reconfigurable FIR Filters on FPGA
Ghosh, Anindita
Chakraborty, Debashis
[J]. ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 553 - 561
[3] Solar Array System Simulation using FPGA with Hardware Co-Simulation
Rajesh, P.
Rajasekar, S.
Gupta, Rajesh
Samuel, Paulson
[J]. 2014 IEEE 23RD INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2014, : 2291 - 2296
[4] Hardware efficient BPSK and QPSK detector
Awawadeh, A
Sunder, S
Chander, U
Kichenaradjo, A
Soderstrand, MA
[J]. THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 1060 - 1063
[5] FPGA Hardware-in-loop Co-simulation for THIPWM Controlled Multilevel Inverter
Pandey, Ravikant
Tripathi, Ravi Nath
Hanamoto, Tsuyoshi
[J]. 2017 3RD IEEE CONFERENCE ON ENERGY CONVERSION (CENCON), 2017, : 32 - 37
[6] Simulating the behaviour of computer systems: Co-simulation of hardware/software
Morris, D
Evans, DG
Schofield, S
[J]. COMPUTER JOURNAL, 1997, 40 (10): : 617 - 629
[7] Multimedia tools and architectures for hardware/software co-simulation of reconfigurable systems
Sklyarov, Valery
Skliarova, Iouliia
Pimentel, Bruno
Almeida, Manuel
[J]. 21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 85 - 90
[8] FPGA Hardware Co-Simulation of Image Encryption Using Stream Cipher Based on Chaotic Maps
Hasan, Fadhil Sahib
Saffo, Maryam Amer
[J]. SENSING AND IMAGING, 2020, 21 (01):
[9] FPGA Hardware Co-Simulation of Image Encryption Using Stream Cipher Based on Chaotic Maps
Fadhil Sahib Hasan
Maryam Amer Saffo
[J]. Sensing and Imaging, 2020, 21
[10] Miami: A hardware software co-simulation environment
Klein, R
[J]. SEVENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 1996, : 173 - 177

← 1 2 3 4 5 →