Solar Array System Simulation using FPGA with Hardware Co-Simulation

被引：0

作者：

Rajesh, P. ^{[1
]}

Rajasekar, S. ^{[1
]}

Gupta, Rajesh ^{[1
]}

Samuel, Paulson ^{[1
]}

机构：

[1] MN Natl Inst Technol Allahabad, Dept Elect Engn, Allahabad, Uttar Pradesh, India

来源：

2014 IEEE 23RD INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE) | 2014年

关键词：

Field programmable gate array (FPGA); hardware co-simulation; maximum power point tracking (MPPT); real time simulation; solar array system simulation; Xilinx system generator (XSG); REAL-TIME SIMULATION;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper an attempt has been made to realize the solar photovoltaic (PV) characteristics and its control through solar array simulation system designed using field programmable gate array (FPGA) with hardware co-simulation. This facilitates the virtual test bench to test the I-V and P-V characteristics of the solar PV module and performance of the maximum power point tracking (MPPT) algorithm. The test system consists of boost DC-DC power converter, which is controlled by Xilinx/FPGA based control unit to demonstrate the perturb and observe (P&O) MPPT algorithm employed for the solar PV module. The results of the simulated solar PV module are verified with the practical solar PV module characteristics. The results of the MPPT verify the performance of the proposed solar array simulation system. The real time simulation study is carried with Xilinx System Generator (XSG) and Matlab/Simulink simulation environment.

引用

页码：2291 / 2296

页数：6

共 50 条

[1] Hardware Co-simulation of Reconfigurable FIR Filters on FPGA
Ghosh, Anindita
Chakraborty, Debashis
[J]. ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 553 - 561
[2] Hardware Co-Simulation of the BPSK and QPSK Systems on FPGA
Popescu, Silvana
Gontean, Aurel
Budura, Georgeta
[J]. 11TH IFAC/IEEE INTERNATIONAL CONFERENCE ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2012), 2012,
[3] FPGA Implementation of ASK, BPSK and QPSK Modulator Using Hardware Co-Simulation
Camilin, M. Kavi
Sangeetha, K. Susan
Rajasekar, B.
[J]. RESEARCH JOURNAL OF PHARMACEUTICAL BIOLOGICAL AND CHEMICAL SCIENCES, 2016, 7 (04): : 194 - 204
[4] CO-SIMULATION OF HARDWARE RTL AND SOFTWARE SYSTEM USING FMI
Quraishi, Masudul H.
Sarjoughian, Hessam S.
Gholami, Soroosh
[J]. 2018 WINTER SIMULATION CONFERENCE (WSC), 2018, : 572 - 583
[5] Hardware Co-simulation For Video Processing Using Xilinx System Generator
Saidani, T.
Dia, D.
Elhamzi, W.
Atri, M.
Tourki, R.
[J]. WORLD CONGRESS ON ENGINEERING 2009, VOLS I AND II, 2009, : 201 - 205
[6] FPGA Hardware Co-Simulation of Image Encryption Using Stream Cipher Based on Chaotic Maps
Hasan, Fadhil Sahib
Saffo, Maryam Amer
[J]. SENSING AND IMAGING, 2020, 21 (01):
[7] FPGA Hardware Co-Simulation of Image Encryption Using Stream Cipher Based on Chaotic Maps
Fadhil Sahib Hasan
Maryam Amer Saffo
[J]. Sensing and Imaging, 2020, 21
[8] FPGA Hardware-in-loop Co-simulation for THIPWM Controlled Multilevel Inverter
Pandey, Ravikant
Tripathi, Ravi Nath
Hanamoto, Tsuyoshi
[J]. 2017 3RD IEEE CONFERENCE ON ENERGY CONVERSION (CENCON), 2017, : 32 - 37
[9] Hardware-software co-simulation of a parallel computer system
Shome, T
McLeod, RD
[J]. IEEE WESCANEX 97 COMMUNICATIONS, POWER AND COMPUTING CONFERENCE PROCEEDINGS, 1997, : 214 - 217
[10] Accelerating system integration by enhancing hardware, firmware, and co-simulation
Schubert, KD
McCain, EC
Pape, H
Rebmann, K
West, PM
Winkelmann, R
[J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2004, 48 (3-4) : 569 - 581

← 1 2 3 4 5 →