FPGA Implementation of ASK, BPSK and QPSK Modulator Using Hardware Co-Simulation

被引:0
|
作者
Camilin, M. Kavi [1 ]
Sangeetha, K. Susan [1 ]
Rajasekar, B. [1 ]
机构
[1] Sathyabama Univ, Dept Elect & Commun Engn, Madras 600119, Tamil Nadu, India
关键词
QPSK; BPSK; FPGA; ASK;
D O I
暂无
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
Modulation techniques such as ASK, BPSK, QPSK and other higher order modulation can be easily simulated by using matlab/simulink and xilink system generator. The block set designed in the xilink automatically generate the code from library files and Xilinx. The hardware co-simulation can be perform with the help of HIL (Hardware-in-loop) and system generator, which facilitate to the developed code or generated code into the hardware and to obtain the output. The time saved by working with these types of high level programs is a real advantage of this proposed work. The ASK, BPSK and QPSK System will be design and implement successfully with the help of Matlab\Simulink and Xilinx\System Generator and the code generated from system generator has been simulate using ISE 14.3 and FPGA design as well as implement on many devices like spatran,vertex, kintex etc. using Verilog Hardware Description Language can be perform using this process. The observed results can be analyse with real time applications such as satellite communication and video conferencing. Finally, the power consumption of the proposed modulation techniques has been enhanced and compared with existing methods
引用
收藏
页码:194 / 204
页数:11
相关论文
共 50 条
  • [41] Hardware Software Co-Simulation of Dual Image Encryption using Latin Square Image
    Kumar, Naveen S. K.
    Kumar, Sharath H. S.
    Panduranga, H. T.
    [J]. 2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT), 2013,
  • [42] A High-Speed Image Fusion Method Using Hardware and Software Co-Simulation
    Chauhan, Rudra Pratap Singh
    Dwivedi, Rajiva
    Asthana, Rishi
    [J]. INFORMATION AND COMMUNICATION TECHNOLOGY FOR INTELLIGENT SYSTEMS (ICTIS 2017) - VOL 1, 2018, 83 : 50 - 58
  • [43] Hardware-software co-simulation of a parallel computer system
    Shome, T
    McLeod, RD
    [J]. IEEE WESCANEX 97 COMMUNICATIONS, POWER AND COMPUTING CONFERENCE PROCEEDINGS, 1997, : 214 - 217
  • [44] Reconfigurable hardware/software co-simulation platform for media processor
    Wu, H
    Liu, P
    Wang, WD
    Cai, Z
    Yao, QD
    [J]. EMBEDDED PROCESSORS FOR MULTIMEDIA AND COMMUNICATIONS, 2004, 5309 : 114 - 122
  • [45] Hardware/Software Co-Simulation for Last Level Cache Exploration
    Wang, Tao
    Wang, Qigang
    Liu, Dong
    Liao, Michael
    Wang, Kevin
    Cao, Lu
    Zhao, Li
    Iyer, Ravi
    Illikkal, Ramesh
    Du, John
    Wang, Liang
    [J]. NAS: 2009 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE, 2009, : 371 - +
  • [46] Hardware-Software Co-Simulation for SOC Functional Verification
    严迎建
    刘明业
    [J]. Journal of Beijing Institute of Technology, 2005, (02) : 121 - 125
  • [47] Accelerating system integration by enhancing hardware, firmware, and co-simulation
    Schubert, KD
    McCain, EC
    Pape, H
    Rebmann, K
    West, PM
    Winkelmann, R
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2004, 48 (3-4) : 569 - 581
  • [48] Hardware-software co-simulation for SOC functional verification
    Yan, Ying-Jian
    Liu, Ming-Ye
    [J]. Journal of Beijing Institute of Technology (English Edition), 2005, 14 (02): : 121 - 125
  • [49] Hardware-In-The-Loop for Power and Telecomunications Co-Simulation with Applications
    Martin, Daniel
    Dickey, Conwell
    [J]. 2014 IEEE PES INNOVATIVE SMART GRID TECHNOLOGIES CONFERENCE (ISGT), 2014,
  • [50] Design and Implementation of Hardware Firewall using FPGA
    Keni, Swati Maloji
    Mande, Sudhakar
    [J]. 2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,