A 32-BIT RISC CPU IMPLEMENTED IN GAAS

被引:0
|
作者
GEIDEMAN, WA [1 ]
NIEDERLAND, RA [1 ]
HARRINGTON, DL [1 ]
机构
[1] MCDONNELL DOUGLAS ELECTR SYST CO,HUNTINGTON BEACH,CA 92647
来源
MICROPROCESSING AND MICROPROGRAMMING | 1990年 / 30卷 / 1-5期
关键词
D O I
10.1016/0165-6074(90)90229-3
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes the architecture, design and performance of a 32-bit RISC microprocessor chip implemented using enhancement mode junction field effect transistor (JFET) technology in GaAs. The chip operated at a maximum speed in excess of 80 MHz with one instruction per cycle. © 1989.
引用
收藏
页码:127 / 133
页数:7
相关论文
共 50 条
  • [41] Code-efficient 21-MIPS/20-MHz RISC CPU mixes 16-bit and 32-bit commands
    不详
    [J]. ELECTRONIC DESIGN, 1997, 45 (20) : 62 - 63
  • [42] Implementation of a 32-bit MIPS Based RISC Processor using Cadence
    Topiwala, Mohit N.
    Saraswathi, N.
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 979 - 983
  • [43] Design and Implementation of 32-bit MIPS-Based RISC Processor
    Patra, Sumit
    Kumar, Sunil
    Verma, Swati
    Kumar, Arvind
    [J]. ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 747 - 757
  • [44] PIRANHA BREAKS RISC MOLD WITH 16-/32-BIT CONTROLLERS
    不详
    [J]. COMPUTER DESIGN, 1994, 33 (13): : 82 - 82
  • [45] Power analysis of a 32-bit RISC microcontroller integrated with a 16-bit DSP
    Bajwa, RS
    Schumann, N
    Kojima, H
    [J]. 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 137 - 142
  • [46] ODALRISC: A Small, Low Power, and Configurable 32-bit RISC Processor
    Lee, Imyong
    Lee, Dongwook
    Choi, Kiyoung
    [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 666 - 667
  • [47] 32-bit RISC Processor with Floating Point Unit for DSP Applications
    Palekar, Sangeeta
    Narkhede, Nitin
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2062 - 2066
  • [48] NEC ANNOUNCES 32-BIT RISC CHIP FOR EMBEDDED CONTROL APPLICATIONS
    DAMBROT, SM
    [J]. ELECTRONICS-US, 1993, 66 (03): : 8 - 8
  • [49] Tech exchange creates 32-bit RISC mu P/DRAM
    Daigle, L
    [J]. COMPUTER DESIGN, 1996, 35 (13): : 18 - 18
  • [50] A CMOS integrated capacitive fingerprint sensor with 32-bit RISC microcontroller
    Jung, SM
    Nam, JM
    Yang, DH
    Lee, MK
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (08) : 1745 - 1750