共 50 条
- [12] Arithmetic test strategy for FFT processor [J]. 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 440 - 443
- [13] A SIMPLE FFT BUTTERFLY ARITHMETIC UNIT [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1981, 28 (04): : 352 - 355
- [14] The Implementation of Two Channel IIR Quadrature Mirror Filter Bank Based on Residue Arithmetic [J]. 2014 18TH INTERNATIONAL SYMPOSIUM ON ELECTRICAL APPARATUS AND TECHNOLOGIES (SIELA), 2014,
- [15] Residue arithmetic circuits based on signed-digit number representation and the VHDL implementation [J]. NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 218 - 221
- [16] Optimizing Residue Arithmetic on FPGAs [J]. PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 41 - 48
- [18] USE OF RESIDUE ARITHMETIC FOR COMPUTATION [J]. IEEE TRANSACTIONS ON COMPUTERS, 1974, C 23 (12) : 1315 - 1317
- [20] A VLSI RESIDUE ARITHMETIC MULTIPLIER [J]. IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (06) : 540 - 546