共 50 条
- [1] Implementation of the FFT butterfly with redundant arithmetic [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (10): : 717 - 723
- [2] A Floating-Point Fused FFT Butterfly Arithmetic Unit with Merged Multiple-Constant Multipliers [J]. 2011 CONFERENCE RECORD OF THE FORTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS (ASILOMAR), 2011, : 520 - 524
- [3] Design of high-performance FFT butterfly unit [J]. Dongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Southeast University (Natural Science Edition), 2007, 37 (04): : 565 - 568
- [7] Design of area and power efficient Radix-4 DIT FFT butterfly unit using floating point fused arithmetic [J]. Journal of Central South University, 2016, 23 : 1669 - 1681
- [9] On the Design of the FFT Butterfly Units [J]. 2017 6TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2017,