共 50 条
- [1] Implementation of the FFT butterfly with redundant arithmetic [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (10): : 717 - 723
- [2] SIGN LOGARITHM ARITHMETIC FOR FFT IMPLEMENTATION [J]. IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (06) : 526 - 534
- [7] VLSI Implementation of Efficient Split Radix FFT Based on Distributed Arithmetic [J]. 2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
- [9] Time-to-Digital Converter Architecture with Residue Arithmetic and its FPGA Implementation [J]. 2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 104 - 105