共 50 条
- [3] IMPLEMENTATION OF A FAST DIGITAL PROCESSOR USING THE RESIDUE NUMBER SYSTEM [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1981, 28 (01): : 32 - 37
- [4] Implementation Of Floating Point Mac Using Residue Number System [J]. PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON RELIABILTY, OPTIMIZATION, & INFORMATION TECHNOLOGY (ICROIT 2014), 2014, : 461 - 465
- [6] Hardware Implementation of Video Processing Device using Residue Number System [J]. 2019 42ND INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2019, : 701 - 704
- [7] Efficient Implementation of the CKKS Scheme Using a Quadratic Residue Number System [J]. PROCEEDINGS OF THE 2021 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (ELCONRUS), 2021, : 665 - 669
- [8] FPGA Implementation of Pairings Using Residue Number System and Lazy Reduction [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2011, 2011, 6917 : 421 - +
- [9] The residue logarithmic number system: Theory and implementation [J]. 17TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2005, : 196 - 205
- [10] Implementation of Digital Filters in the Residue Number System [J]. PROCEEDINGS OF THE 2016 IEEE NORTH WEST RUSSIA SECTION YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING CONFERENCE (ELCONRUSNW), 2016, : 220 - 224