PREVENTION OF CMOS LATCH-UP BY GOLD DOPING

被引：25
|
作者：
DAWES, WR [1 ]
DERBENWICK, GF [1 ]
机构：
[1] SANDIA LABS,ALBUQUERQUE,NM 87115
来源：
IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 1976年 / 23卷 / 06期
关键词：
D O I：
10.1109/TNS.1976.4328618
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：2027 / 2030
页数：4
相关论文
共 50 条
  • [41] AN EFFICIENT METHOD FOR CALCULATING THE DC TRIGGERING CURRENTS IN CMOS LATCH-UP
    CHEN, MJ
    WU, CY
    SOLID-STATE ELECTRONICS, 1986, 29 (05) : 551 - 554
  • [42] Analysis and prevention of DRAM latch-up during power-on
    Kim, YH
    Sim, JY
    Park, HJ
    Doh, JI
    Park, KW
    Chung, HW
    Oh, JH
    Oh, CS
    Ahn, SH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (01) : 79 - 85
  • [43] ANOMALOUS LATCH-UP BEHAVIOR OF CMOS AT LIQUID-HELIUM TEMPERATURES
    DEFERM, L
    SIMOEN, E
    DIERICKX, B
    CLAEYS, C
    CRYOGENICS, 1990, 30 (12) : 1051 - 1055
  • [44] Latch-up in 65nm CMOS technology: A scaling perspective
    Boselli, G
    Reddy, V
    Duvvury, C
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 137 - 144
  • [45] Research on Single Event Latch-up Effect of CMOS based on TCAD
    Jiang, Maogong
    Fu, Guicui
    Wan, Bo
    Jia, Meisi
    Qiu, Yao
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON RELIABILITY SYSTEMS ENGINEERING (ICRSE 2017), 2017,
  • [46] STUDIES OF THE POSSIBILITY OF ELIMINATING THE CMOS LATCH-UP BY ELECTRON IRRADIATION.
    Huang Huiling
    Xu Shouxiang
    Qui Xingyong
    Zhang Xiumiao
    Su Jiuling
    Bao Zongming
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 1982, 3 (06): : 509 - 511
  • [47] The impact of trench isolation on latch-up immunity in bulk nonepitaxial CMOS
    Bhattacharya, S., 1600, (12):
  • [48] PARAMETRIC FORMULATION OF CMOS LATCH-UP AS A FUNCTION OF CHIP LAYOUT PARAMETERS
    LOHIA, R
    ALI, A
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (01) : 245 - 250
  • [49] Unexpected Latch-Up Through CMOS Triple-Well Structures
    Stockinger, Michael
    Secareanu, Radu
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (03) : 272 - 279
  • [50] RADIATION INDUCED LATCH-UP MODELING OF CMOS IC'S.
    Hospelhorn, R.L.
    Shafer, B.D.
    IEEE Transactions on Nuclear Science, 1987, NS-34 (06)
12345