共 50 条
- [21] CAREFUL DESIGN METHODS PREVENT CMOS LATCH-UP EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1984, 29 (02): : 137 - &
- [23] Nonstationary Single Event Latch-up in CMOS ICs 2018 18TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2018, : 200 - 203
- [25] ESD and latch-up reliability for nanometer CMOS technologies IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 933 - 936
- [26] Improvement of CMOS Latch-Up in Bootstrapping Circuit Application 2014 INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2014,
- [27] STRUCTURE TO PREVENT LATCH-UP OF CMOS DEVICES. IBM technical disclosure bulletin, 1986, 28 (10):
- [29] SUBSTRATE BIAS GENERATOR UTILIZING HOLE EXTRACTION FOR LATCH-UP PREVENTION OF CMOS CIRCUITRY. IBM technical disclosure bulletin, 1986, 28 (10): : 4463 - 4464