Nonstationary Single Event Latch-up in CMOS ICs

被引:2
|
作者
Chumakov, Alexander, I [1 ,2 ]
Bobrovsky, Dmitry, V [1 ,2 ]
Pechenkin, Alexander A. [1 ,2 ]
Savchenkov, Dmitry, V [1 ,2 ]
Sorokoumov, Georgy S. [1 ,2 ]
机构
[1] Specialized Elect Syst SPELS, Moscow, Russia
[2] Natl Res Nucl Univ NRNU MEPHI, Moscow, Russia
关键词
single event latch-up; rail span collapse; transient effect; heavy ion;
D O I
10.1109/RADECS45761.2018.9328678
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper presents experimental results about transient single event latch-up (SEL) in CMOS ICs. The rail span collapse is the main reason of nonstationary SELs. A decrease of the voltage applied to n-p-n-p structure can be caused an additional current both in SEL state and in IC dynamic mode.
引用
收藏
页码:200 / 203
页数:4
相关论文
共 50 条
  • [1] LATCH-UP TESTING IN CMOS ICS
    MENOZZI, R
    LANZONI, M
    FIEGNA, C
    SANGIORGI, E
    RICCO, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (04) : 1010 - 1014
  • [2] PREVENTING LATCH-UP IN CMOS LOGIC ICs.
    Nelmes, Guy
    New Electronics, 1987, 20 (02): : 65 - 66
  • [3] Research on Single Event Latch-up Effect of CMOS based on TCAD
    Jiang, Maogong
    Fu, Guicui
    Wan, Bo
    Jia, Meisi
    Qiu, Yao
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON RELIABILITY SYSTEMS ENGINEERING (ICRSE 2017), 2017,
  • [4] RADIATION-INDUCED LATCH-UP MODELING OF CMOS ICS
    HOSPELHORN, RL
    SHAFER, BD
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1987, 34 (06) : 1396 - 1401
  • [5] TEST METHODS FOR SINGLE EVENT UPSET LATCH-UP
    HARBOESORENSEN, R
    RADIATION PHYSICS AND CHEMISTRY, 1994, 43 (1-2): : 165 - 174
  • [6] Comparative research on “high currents” induced by single event latch-up and transient-induced latch-up
    陈睿
    韩建伟
    郑汉生
    余永涛
    上官士鹏
    封国强
    马英起
    Chinese Physics B, 2015, 24 (04) : 304 - 309
  • [7] Comparative research on "high currents" induced by single event latch-up and transient-induced latch-up
    Chen Rui
    Han Jian-Wei
    Zheng Han-Sheng
    Yu Yong-Tao
    Shangguang Shi-Peng
    Feng Guo-Qiang
    Ma Ying-Qi
    CHINESE PHYSICS B, 2015, 24 (04)
  • [8] A NEW MODEL FOR CMOS LATCH-UP
    WEI, L
    ELNOKALI, M
    SOLID-STATE ELECTRONICS, 1987, 30 (08) : 885 - 887
  • [9] ANALYSIS OF LATCH-UP IN CMOS IC
    KYOMASU, M
    ARAKI, T
    OHTSUKI, T
    NAKAYAMA, M
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1978, 61 (02): : 105 - 113
  • [10] LATCH-UP IN CMOS CIRCUITS - A REVIEW
    SANGIORGI, E
    FIEGNA, C
    MENOZZI, R
    SELMI, L
    RICCO, B
    EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 1990, 1 (03): : 337 - 349