LOW-LATENCY BIT-PARALLEL SYSTOLIC MULTIPLIER

被引：2
|
作者：
PEKMESTZI, KZ
CARAISCOS, C
机构：
[1] National Technical University of Athens, Department of Electrical Engineering, 157 73 Zographou, Athens
来源：
ELECTRONICS LETTERS | 1993年 / 29卷 / 04期
关键词：
PARALLEL MULTIPLIERS; SYSTOLIC ARRAYS;
D O I：
10.1049/el:19930247
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A bit-parallel systolic multiplier based on pair-wise grouping of the bit products is presented. The proposed scheme yields significantly lower latency compared to existing systolic multipliers, without increasing the circuit complexity. High throughput is achieved, limited by the delay of a gated full adder and a latch.
引用
收藏
页码：367 / 369
页数：3
相关论文
共 50 条
  • [1] Low-latency bit-parallel systolic VLSI implementation of FIR digital filters
    Caraiscos, CG
    Pekmestzi, KZ
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (07): : 529 - 534
  • [2] Low-latency bit-parallel systolic multiplier for irreducible xm+xn+1 with GCD (m, n)=1
    Lee, CY
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (11): : 2844 - 2852
  • [3] Low-latency area-efficient systolic bit-parallel GF(2m) multiplier for a narrow class of trinomials
    Pillutla, Siva Ramakrishna
    Boppana, Lakshmi
    MICROELECTRONICS JOURNAL, 2021, 117
  • [4] A systolic bit-parallel multiplier with flexible latency and complexity over GF(2m) using polynomial basis
    Zhang, Jingxian
    Song, Zheng
    Hu, Qingsheng
    ADVANCED MATERIALS AND ENGINEERING MATERIALS, PTS 1 AND 2, 2012, 457-458 : 848 - 855
  • [5] A Bit-Parallel Deterministic Stochastic Multiplier
    Vatsavai, Sairam Sri
    Thakkar, Ishan
    2023 24TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED, 2023, : 374 - 374
  • [6] Low complexity bit-parallel multiplier for a class of finite fields
    Wu, Huapeng
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2565 - 2568
  • [7] Compact Bit-Parallel Systolic Multiplier Over GF(2m)
    Ibrahim, Atef
    Gebali, Fayez
    Bouteraa, Yassine
    Tariq, Usman
    Ahanger, Tariq
    Alnowaiser, Khaled
    IEEE CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2021, 44 (02): : 199 - 205
  • [8] Efficient Bit-Parallel Systolic Multiplier over GF (2m)
    Mozhi, S. Arul
    Ramya, P.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4899 - 4902
  • [9] Reed-Solomon Decoder Architecture Using Bit-Parallel Systolic Multiplier
    Gosavi, Suvarna K.
    Ghodeswar, U. S.
    Sarate, G. G.
    COMPUTATIONAL INTELLIGENCE AND INFORMATION TECHNOLOGY, 2011, 250 : 122 - +
  • [10] Efficient Bit-Parallel Systolic Multiplier over GF (2m)
    Mozhi, S. Arul
    Ramya, P.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4800 - 4803
12345