A NEW BIT-SERIAL SYSTOLIC MULTIPLIER OVER GF(2M)

被引：25
|
作者：
ZHOU, BB
机构：
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1988年 / 37卷 / 06期
关键词：
D O I：
10.1109/12.2216
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：749 / 751
页数：3
相关论文
共 50 条
  • [41] A fast digit-serial systolic multiplier for finite field GF(2m)
    Kim, Chang Hoon
    Kwon, Soonhak
    Hong, Chun Pyo
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1268 - 1271
  • [42] Low complexity bit-parallel systolic multiplier over GF(2m) using irreducible trinomials
    Lee, CY
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (01): : 39 - 42
  • [43] Efficient digit-serial systolic multiplier for finite fields GF(2m)
    Kim, KW
    Lee, KJ
    Yoo, KY
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2001, : 205 - 208
  • [44] Design and Implementation of a Novel Bit-Parallel Systolic Multiplier Over GF(2m) for Irreducible Pentanomials
    Mathe, Sudha Ellison
    Boppana, Lakshmi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (14)
  • [45] Area efficient systolic Multiplier for GF(2m)
    Kim, HS
    Kim, YK
    Yoo, KY
    PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, 2001, : 687 - 691
  • [46] Bit-parallel systolic multiplier over GF(2m) for irreducible trinomials with ASIC and FPGA implementations
    Mathe, Sudha Ellison
    Boppanal, Lakshmi
    IET CIRCUITS DEVICES & SYSTEMS, 2018, 12 (04) : 315 - 325
  • [47] Design of Power Efficient Bit Serial Finite Field GF(2m) Multiplier
    Desale, Yogesh G.
    Ingale, V. V.
    2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
  • [48] Scalable and systolic Montgomery multiplier over GF(2m) generated by trinomials
    Lee, C. -Y.
    Chiou, C. W.
    Lin, J. -M.
    Chang, C. -C.
    IET CIRCUITS DEVICES & SYSTEMS, 2007, 1 (06) : 477 - 484
  • [49] Bit-serial multiplication in GF(2m) using irreducible all-one polynomials
    Fenn, STJ
    Parker, MG
    Benaissa, M
    Taylor, D
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1997, 144 (06): : 391 - 393
  • [50] A low latency semi-systolic multiplier over GF(2m)
    Kim, Kee-Won
    Kim, Seung-Hoon
    IEICE ELECTRONICS EXPRESS, 2013, 10 (13):
12345