A NEW BIT-SERIAL SYSTOLIC MULTIPLIER OVER GF(2M)

被引:25
|
作者
ZHOU, BB
机构
关键词
D O I
10.1109/12.2216
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:749 / 751
页数:3
相关论文
共 50 条
  • [21] An area-efficient bit-serial sequential polynomial basis finite field GF (2m) multiplier
    Pillutla, Siva Ramakrishna
    Boppana, Lakshmi
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2020, 114
  • [22] A New digit-serial systolic multiplier for finite fields GF(2m)
    Kim, KW
    Lee, KJ
    Yoo, KY
    2001 INTERNATIONAL CONFERENCES ON INFO-TECH AND INFO-NET PROCEEDINGS, CONFERENCE A-G: INFO-TECH & INFO-NET: A KEY TO BETTER LIFE, 2001, : E128 - E133
  • [23] Unified parallel Systolic multiplier over GF(2m)
    Lee, Chiou-Yng
    Chen, Yung-Hui
    Chiou, Che-Wun
    Lin, Jim-Min
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2007, 22 (01) : 28 - 38
  • [24] On-line error detection for bit-serial multipliers in GF(2m)
    Fenn, S
    Gossel, M
    Benaissa, M
    Taylor, D
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (01): : 29 - 40
  • [25] Design of High-Speed Bit-Serial Divider in GF(2m)
    Lin, Wen-Ching
    Shieh, Ming-Der
    Wu, Chien-Ming
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 713 - 716
  • [26] On-Line Error Detection for Bit-Serial Multipliers in GF(2m)
    Sebastian Fenn
    Michael Gossel
    Mohammed Benaissa
    David Taylor
    Journal of Electronic Testing, 1998, 13 : 29 - 40
  • [27] Digit-serial systolic multiplier for finite fields GF(2m)
    Guo, JH
    Wang, CL
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (02): : 143 - 148
  • [28] High Speed Bit-Parallel Systolic Multiplier over GF (2m) for Cryptographic Application
    Sargunam, B.
    Mozhi, S. Arul
    Dhanasekaran, R.
    2012 IEEE INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2012, : 244 - 247
  • [29] New bit-parallel systolic multiplier over GF(2m) using the modified booth's algorithm
    Lee, Chiou-Yng
    Chiu, Yu-Hsin
    Chiou, Che Wun
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 610 - +
  • [30] SCALABLE AND SYSTOLIC DUAL BASIS MULTIPLIER OVER GF(2m)
    Chen, Liang-Hwa
    Chang, Po-Lun
    Lee, Chiou-Yng
    Yang, Ying-Kuei
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2011, 7 (03): : 1193 - 1208