VLSI TESTING

被引：0
|
作者：
WILLIAMS, TW
机构：
来源：
COMPUTER | 1984年 / 17卷 / 10期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：126 / 136
页数：11
相关论文
共 50 条
  • [31] Failure analysis of VLSI by IDDQ testing
    Haehn, S
    Kalkur, TS
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 11 (03): : 273 - 283
  • [32] Failure Analysis of VLSI by IDDQ Testing
    Steven Haehn
    T.S. Kalkur
    Journal of Electronic Testing, 1997, 11 : 273 - 283
  • [33] NOISE PROBLEMS IN TESTING VLSI HARDWARE
    TORKU, KE
    KIESLING, DA
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (06): : 36 - 43
  • [34] Optimal testing of VLSI analog circuits
    Chao, CY
    Lin, HJ
    Milor, L
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (01) : 58 - 77
  • [35] Analysis and evaluation of multisite testing for VLSI
    Hashempour, H
    Meyer, FJ
    Lombardi, F
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (05) : 1770 - 1778
  • [36] Test program development in VLSI testing
    Wong, MWT
    Cheung, KT
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2697 - 2700
  • [37] Special issue on VLSI testing - Foreword
    Wu, CW
    Lee, KJ
    Lin, YL
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2000, 16 (05) : U4 - U6
  • [38] AUTOMATIC CALIBRATION SHARPENS VLSI TESTING
    NAGY, A
    FUTTERMAN, A
    VAID, H
    ELECTRONIC DESIGN, 1982, 30 (09) : 205 - 210
  • [39] Failure analysis of VLSI by IDDQ testing
    Symbios Logic, Colorado Springs, United States
    J Electron Test Theory Appl JETTA, 3 (273-283):
  • [40] Implementation of a Novel architecture for VLSI testing
    Sudhagar, G.
    Kumar, S. Senthil
    Ramesh, G.
    Kumar, G. Sathish
    2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN VLSI, EMBEDDED SYSTEM, NANO ELECTRONICS AND TELECOMMUNICATION SYSTEM (ICEVENT 2013), 2013,
12345