SUB-MICRON SILICON BIPOLAR MASTER-SLAVE D-TYPE FLIP-FLOP FOR USE AS 8-1 GBIT/S DECISION CIRCUIT AND 11-2 GBIT/S DEMULTIPLEXER

被引:9
|
作者
RUNGE, K [1 ]
GIMLETT, JL [1 ]
CLAWIN, D [1 ]
WAY, W [1 ]
CHEUNG, NK [1 ]
KIPNIS, I [1 ]
SNAPP, C [1 ]
机构
[1] AVANTEK INC,NEWARK,CA 94560
关键词
D O I
10.1049/el:19890899
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1346 / 1347
页数:2
相关论文
共 7 条
  • [1] 40 Gbit/s master-slave D-type flip-flop in InP DHBT technology
    Kasbari, A
    André, P
    Godin, J
    Konczykowska, A
    [J]. ELECTRONICS LETTERS, 2002, 38 (07) : 330 - 331
  • [2] Design of a 50 Gbit/s InP/InGaAs HBT master-slave D-type flip-flop
    Kasbari, A
    André, P
    Blayac, S
    Riet, M
    Konczykowska, A
    Ouslimani, H
    Godin, J
    [J]. 8TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE ELECTRON DEVICES FOR MICROWAVE AND OPTOELECTRONIC APPLICATIONS, 2000, : 105 - 110
  • [3] A 80-Gbit/s D-type flip-flop circuit using InPHEMT technology
    Suzuki, T
    Takahashi, T
    Hirose, T
    Takikawa, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (10) : 1706 - 1711
  • [4] A 80-Gbit/s D-type flip-flop circuit using InPHEMT technology
    Suzuki, T
    Takahashi, T
    Hirose, T
    Takigawa, M
    [J]. GAAS IC SYMPOSIUM - 25TH ANNUAL TECHNICAL DIGEST 2003, 2003, : 165 - 168
  • [5] 11 GBIT/S MASTER-SLAVE D-FLIPFLOP IC IN SILICON BIPOLAR TECHNOLOGY
    FELDER, A
    WEGER, P
    EHINGER, K
    TREITINGER, L
    [J]. ELECTRONICS LETTERS, 1991, 27 (04) : 388 - 389
  • [6] A 22-Gbit/s static decision IC made with a novel D-type flip-flop
    Narahara, K
    Otsuji, T
    Tokumitsu, M
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (03) : 559 - 561
  • [7] 3.8 GBIT/S BIPOLAR MASTER-SLAVE D-FLIP-FLOP IC AS A BASIC ELEMENT FOR HIGH-SPEED OPTICAL COMMUNICATION-SYSTEMS
    REIN, HM
    REIMANN, R
    [J]. ELECTRONICS LETTERS, 1986, 22 (10) : 543 - 544