A 80-Gbit/s D-type flip-flop circuit using InPHEMT technology

被引:0
|
作者
Suzuki, T [1 ]
Takahashi, T [1 ]
Hirose, T [1 ]
Takigawa, M [1 ]
机构
[1] Fujitsu Labs Ltd, Atsugi, Kanagawa 2430197, Japan
关键词
D-type flip-flop (D-FF); 80; Gbit/s; rat-race; InPHEMT;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
80-Gbit/s operation of a static D-type flip-flop (D-FF) circuit was achieved using InP-based HEMT technology with a cut-off frequency of 245 GHz and a transconductance of 1500 mS/mm. To generate 80-GHz differential clock signals from the single phase one in the circuit, a rat-race circuit was placed in front of the clock buffer The power supply voltage was -5.7 V and power consumption was 1.2 W Its performance was measured using a selector module that we developed The results showed that the D-FF operated at 80 Gbit/s, which was more than half as much again as speeds reported to date.
引用
收藏
页码:165 / 168
页数:4
相关论文
共 50 条
  • [1] A 80-Gbit/s D-type flip-flop circuit using InPHEMT technology
    Suzuki, T
    Takahashi, T
    Hirose, T
    Takikawa, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (10) : 1706 - 1711
  • [2] 40-Gbit/s D-type flip-flop and multiplexer circuits using InPHEMT
    Suzuki, T
    Kano, H
    Nakasha, Y
    Takahashi, T
    Imanishi, K
    Ohnishi, H
    Watanabe, Y
    [J]. 2001 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2001, : 595 - 598
  • [3] 40-Gbit/s D-type flip-flop and multiplexer circuits using InPHEMT
    Suzuki, T
    Kano, H
    Nakasha, Y
    Takahashi, T
    Imanishi, K
    Ohnishi, H
    Watanabe, Y
    [J]. 2001 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2001, : 291 - 294
  • [4] 40 Gbit/s master-slave D-type flip-flop in InP DHBT technology
    Kasbari, A
    André, P
    Godin, J
    Konczykowska, A
    [J]. ELECTRONICS LETTERS, 2002, 38 (07) : 330 - 331
  • [5] TOGGLE AN UNTOGGLABLE D-TYPE FLIP-FLOP
    KARTALOPOULOS, SV
    [J]. ELECTRONIC ENGINEERING, 1977, 49 (600): : 37 - 37
  • [6] A 22-Gbit/s static decision IC made with a novel D-type flip-flop
    Narahara, K
    Otsuji, T
    Tokumitsu, M
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (03) : 559 - 561
  • [7] Design of a 50 Gbit/s InP/InGaAs HBT master-slave D-type flip-flop
    Kasbari, A
    André, P
    Blayac, S
    Riet, M
    Konczykowska, A
    Ouslimani, H
    Godin, J
    [J]. 8TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE ELECTRON DEVICES FOR MICROWAVE AND OPTOELECTRONIC APPLICATIONS, 2000, : 105 - 110
  • [8] A D-Type Flip-Flop with Enhanced Timing Using Low Supply Voltage
    Bondoq, Osama
    Abugharbieh, Khaldoon
    Hasan, Abdullah
    [J]. 2020 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2020,
  • [9] D-TYPE FLIP-FLOP ENDS FIFO MULTIPLE PULSING
    FEERST, I
    [J]. ELECTRONIC DESIGN, 1982, 30 (22) : 185 - 185
  • [10] ANALYSIS OF D-TYPE FLIP-FLOP FREQUENCY-CHANGERS
    SHAW, DI
    BENNETT, JC
    CLEMENTS, AM
    [J]. ELECTRONICS LETTERS, 1990, 26 (24) : 1995 - 1997