40 Gbit/s master-slave D-type flip-flop in InP DHBT technology

被引：3
|
作者：
Kasbari, A [1 ]
André, P [1 ]
Godin, J [1 ]
Konczykowska, A [1 ]
机构：
[1] Alcatel R&I, OPTO, F-91461 Marcoussis, France
来源：
ELECTRONICS LETTERS | 2002年 / 38卷 / 07期
关键词：
D O I：
10.1049/el:20020241
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A D-type flip-flop (MS D-FF) fabricated in a self-aligned InP DHBT technology is presented. 40 Gbit/s on-wafer measurements 4 limited by measurement setup) show good rise/fall times, low time jitter. as well as important regenerating capabilities. Some important design aspects are highlighted.
引用
收藏
页码：330 / 331
页数：2
相关论文
共 50 条
  • [1] Design of high speed master-slave D-type flip-flop in InP DHBT technology
    Kasbari, AE
    André, P
    Konczykowska, A
    Riet, M
    Blayac, S
    Ouslimani, H
    Godin, J
    [J]. 2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2002, : 1057 - 1060
  • [2] Design of high-speed master-slave D-type flip-flop in InP DHBT technology
    Kasbari, AE
    André, P
    Konczykowska, A
    Riet, M
    Blayac, S
    Ouslimani, H
    Godin, J
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2002, 50 (12) : 3064 - 3069
  • [3] Design of a 50 Gbit/s InP/InGaAs HBT master-slave D-type flip-flop
    Kasbari, A
    André, P
    Blayac, S
    Riet, M
    Konczykowska, A
    Ouslimani, H
    Godin, J
    [J]. 8TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE ELECTRON DEVICES FOR MICROWAVE AND OPTOELECTRONIC APPLICATIONS, 2000, : 105 - 110
  • [4] 40-Gbit/s D-type flip-flop and multiplexer circuits using InPHEMT
    Suzuki, T
    Kano, H
    Nakasha, Y
    Takahashi, T
    Imanishi, K
    Ohnishi, H
    Watanabe, Y
    [J]. 2001 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2001, : 291 - 294
  • [5] 40-Gbit/s D-type flip-flop and multiplexer circuits using InPHEMT
    Suzuki, T
    Kano, H
    Nakasha, Y
    Takahashi, T
    Imanishi, K
    Ohnishi, H
    Watanabe, Y
    [J]. 2001 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2001, : 595 - 598
  • [6] A 80-Gbit/s D-type flip-flop circuit using InPHEMT technology
    Suzuki, T
    Takahashi, T
    Hirose, T
    Takikawa, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (10) : 1706 - 1711
  • [7] A 80-Gbit/s D-type flip-flop circuit using InPHEMT technology
    Suzuki, T
    Takahashi, T
    Hirose, T
    Takigawa, M
    [J]. GAAS IC SYMPOSIUM - 25TH ANNUAL TECHNICAL DIGEST 2003, 2003, : 165 - 168
  • [8] A Noise-tolerant Master-slave Flip-flop
    Miura, Yukiya
    Ohkawa, Yoshihiro
    [J]. PROCEEDINGS OF THE 2014 IEEE 20TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2014, : 55 - 61
  • [9] A static CMOS master-slave flip-flop experiment
    Vesterbacka, M
    [J]. ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 870 - 873
  • [10] SUB-MICRON SILICON BIPOLAR MASTER-SLAVE D-TYPE FLIP-FLOP FOR USE AS 8-1 GBIT/S DECISION CIRCUIT AND 11-2 GBIT/S DEMULTIPLEXER
    RUNGE, K
    GIMLETT, JL
    CLAWIN, D
    WAY, W
    CHEUNG, NK
    KIPNIS, I
    SNAPP, C
    [J]. ELECTRONICS LETTERS, 1989, 25 (20) : 1346 - 1347
12345