ON THE DESIGN OF CMOS TERNARY LOGIC-CIRCUITS USING T-GATES

被引：4
|
作者：
CHEW, BP
MOUFTAH, HT
机构：
来源：
INTERNATIONAL JOURNAL OF ELECTRONICS | 1987年 / 63卷 / 02期
关键词：
D O I：
10.1080/00207218708939125
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：229 / 239
页数：11
相关论文
共 50 条
  • [21] BUILT-IN CURRENT TESTING FOR CMOS LOGIC-CIRCUITS USING RANDOM PATTERNS
    YOKOYAMA, H
    TAMAMOTO, H
    NARITA, Y
    SYSTEMS AND COMPUTERS IN JAPAN, 1994, 25 (11) : 1 - 10
  • [22] DESIGN OF TESTABLE LOGIC-CIRCUITS - BENNETTS,RG
    BOTTORFF, PS
    IEEE SPECTRUM, 1984, 21 (10) : 17 - 17
  • [23] HIGHLY TESTABLE DESIGN OF BICMOS LOGIC-CIRCUITS
    OSMAN, MY
    ELMASRY, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (06) : 671 - 678
  • [24] CALCULATION OF THE SOFT ERROR RATE OF SUBMICRON CMOS LOGIC-CIRCUITS
    JUHNKE, T
    KLAR, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (07) : 830 - 834
  • [25] Design of Ternary Logic Circuits using CNTFET
    Prasad, Vikash
    Banerjee, Anirban
    Das, Debaprasad
    2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [26] Fault-tolerant logic gates using neuromorphic CMOS circuits
    Joye, Neil
    Schmid, Alexandre
    Leblebici, Yusuf
    Asai, Tetsuya
    Amemiya, Yoshihito
    2007 PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2007, : 249 - +
  • [27] Synthesis of Multiple Valued Logic Digital Circuits using CMOS Gates
    Sooriamala, A. P.
    Poovannan, E.
    2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN ELECTRICAL, ELECTRONICS, INSTRUMENTATION AND MEDIA TECHNOLOGY (ICIEEIMT), 2017, : 383 - 388
  • [28] TESTING FOR MULTIPLE FAULTS IN DOMINO-CMOS LOGIC-CIRCUITS
    JHA, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 109 - 116
  • [29] DESIGN OF ROBUSTLY TESTABLE COMBINATIONAL LOGIC-CIRCUITS
    KUNDU, S
    REDDY, SM
    JHA, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (08) : 1036 - 1048
  • [30] On the Design of New Low-Power CMOS Standard Ternary Logic Gates
    Doostaregan, Akbar
    Moaiyeri, Mohammad Hossein
    Navi, Keivan
    Hashemipour, Omid
    15TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2010), 2010, : 115 - 120
12345