ON THE DESIGN OF CMOS TERNARY LOGIC-CIRCUITS USING T-GATES

被引：4

|

作者：

CHEW, BP

MOUFTAH, HT

机构：

来源：

INTERNATIONAL JOURNAL OF ELECTRONICS | 1987年 / 63卷 / 02期

关键词：

D O I：

10.1080/00207218708939125

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：229 / 239

页数：11

相关论文

共 50 条

[31] Design and synthesis of ternary CMOS logic circuits and D-element
Nagata Y.
Kawaguchi M.F.
Yamada C.
IEEJ Transactions on Industry Applications, 2019, 139 (02) : 143 - 148
[32] AUTOMATING THE DESIGN OF ASYNCHRONOUS SEQUENTIAL LOGIC-CIRCUITS
WU, SF
FISHER, PD
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 364 - 370
[33] QUATERNARY LOGIC-CIRCUITS IN 2-MU-M CMOS TECHNOLOGY
SHANBHAG, NR
NAGCHOUDHURI, D
SIFERD, RE
VISWESWARAN, GS
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (03) : 790 - 799
[34] CURRENT-MODE CMOS MULTIPLE-VALUED LOGIC-CIRCUITS
CURRENT, KW
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (02) : 95 - 107
[35] DYNAMIC-TYPE CMOS 4-VALUED LOGIC-CIRCUITS
WATANABE, T
MATSUMOTO, M
NAGARA, S
INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 67 (05) : 777 - 788
[36] USE OF N-CUBES IN DESIGN OF LOGIC-CIRCUITS
BOWN, GCS
ELECTRONICS LETTERS, 1976, 12 (10) : 240 - 240
[37] EFFICIENT TECHNIQUES IN THE SIZING AND CONSTRAINED OPTIMIZATION OF CMOS COMBINATIONAL LOGIC-CIRCUITS
HWANG, JS
WU, CY
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (03): : 154 - 164
[38] Design of Ternary Logic Circuits Using GNRFET and RRAM
Shaik Javid Basha
P. Venkatramana
Circuits, Systems, and Signal Processing, 2023, 42 : 7335 - 7356
[39] Design of Ternary Logic Circuits Using GNRFET and RRAM
Basha, Shaik Javid
Venkatramana, P.
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (12) : 7335 - 7356
[40] DESIGN OF LOGIC-CIRCUITS BY APPROXIMATING MONOTONE-FUNCTIONS
MUZICHENKO, ON
AUTOMATION AND REMOTE CONTROL, 1994, 55 (12) : 1802 - 1811

← 1 2 3 4 5 →