ON THE DESIGN OF CMOS TERNARY LOGIC-CIRCUITS USING T-GATES

被引：4

|

作者：

CHEW, BP

MOUFTAH, HT

机构：

来源：

INTERNATIONAL JOURNAL OF ELECTRONICS | 1987年 / 63卷 / 02期

关键词：

D O I：

10.1080/00207218708939125

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：229 / 239

页数：11

相关论文

共 50 条

[41] Design of Ternary Logic and Arithmetic Circuits Using GNRFET
Sandhie, Zarin Tasnim
Ahmed, Farid Uddin
Chowdhury, Masud H.
IEEE OPEN JOURNAL OF NANOTECHNOLOGY, 2020, 1 : 77 - 87
[42] LOGIC DESIGN OF MULTIVALUED I2L LOGIC-CIRCUITS
MCCLUSKEY, EJ
IEEE TRANSACTIONS ON COMPUTERS, 1979, 28 (08) : 546 - 559
[43] SYNTHESIS TECHNIQUES FOR CMOS FOLDED SOURCE-COUPLED LOGIC-CIRCUITS
MASKAI, SR
KIAEI, S
ALLSTOT, DJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (08) : 1157 - 1167
[44] AUTOMATIC TRANSISTOR SIZING IN HIGH-PERFORMANCE CMOS LOGIC-CIRCUITS
HOPPE, B
NEUENDORF, G
SCHMITTLANDSIEDEL, D
VLSI AND COMPUTER PERIPHERALS: VLSI AND MICROELECTRONIC APPLICATIONS IN INTELLIGENT PERIPHERALS AND THEIR INTERCONNECTION NETWORKS, 1989, : E25 - E27
[45] LOW CROSSTALK PACKAGING DESIGN FOR JOSEPHSON LOGIC-CIRCUITS
AOKI, K
TAZOH, Y
YOSHIKIYO, H
IEEE TRANSACTIONS ON MAGNETICS, 1985, 21 (02) : 741 - 744
[46] Exploration of Ternary Logic Using T-CMOS for Circuit-Level Design
Ko, Jonghyun
Kim, Jongbeom
Jeong, Taegam
Jeong, Jaehoon
Song, Taigon
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (09) : 3612 - 3624
[47] NOVEL TERNARY LOGIC GATES DESIGN IN NANOELECTRONICS
Etezadi, Sajjad
Hosseini, Seied Ali
ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2019, 17 (03) : 294 - 305
[48] COMPLEXITY AND SYNTHESIS OF MINIMAL LOGIC-CIRCUITS USING MULTIPLEXERS
LAZAREV, VI
CYBERNETICS AND SYSTEMS ANALYSIS, 1992, 28 (05) : 796 - 799
[49] PERFORMANCE EVALUATION OF LOGIC-CIRCUITS USING MIS TRANSISTORS
BONNOIT, A
KIELBASA, R
ONDE ELECTRIQUE, 1994, 74 (04): : 18 - 24
[50] MULTIPLE STUCK-OPEN FAULT-DETECTION IN CMOS LOGIC-CIRCUITS
JHA, NK
IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (04) : 426 - 432

← 1 2 3 4 5 →