EXPERIMENTAL REALIZATION OF A FULL ADDER BY SUBSTRATE FED THRESHOLD LOGIC STRUCTURE

被引：0
|
作者：
HAN, CH
KIM, CK
机构：
来源：
ELECTRONICS LETTERS | 1983年 / 19卷 / 16期
关键词：
D O I：
10.1049/el:19830418
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：613 / 615
页数：3
相关论文
共 50 条
  • [31] CURRENT MODE CMOS QUATERNARY LOGIC FULL-ADDER
    Kim, Jeong Beom
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2009, 18 (01) : 199 - 208
  • [32] Analysis of Full Adder using Adiabatic Charge Recovery Logic
    Marina, Amalin S.
    Pradeepa, Shunbaga T.
    Rajeswari, A.
    PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,
  • [33] An Energy Efficient Logic Approach to Implement CMOS Full Adder
    Kumar, Pankaj
    Sharma, Rajender Kumar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (05)
  • [34] Implementation of Full adder in Multiple valued Logic for Performance Optimization
    Gaidhani, Yashika
    Kalbande, Monica
    Panse, Tejswini
    JOURNAL OF ELECTRICAL SYSTEMS, 2024, 20 (02) : 1025 - 1033
  • [35] Synthesis of full-adder circuit using reversible logic
    Babu, HH
    Islam, R
    Chowdhury, SMA
    Chowdhury, AR
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 757 - 760
  • [36] Performance Analysis of Full Adder based on Domino Logic Technique
    Kukreti, Kamlesh
    Kumar, Prashant
    Barthwal, Shivangi
    Juyal, Amit
    Joshi, Alankrita
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT 2021), 2021, : 312 - 316
  • [37] Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance
    Purohit, Sohan
    Margala, Martin
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (07) : 1327 - 1331
  • [38] Design of reversible logic based full adder in current-mode logic circuits
    Devi, S. Sharmila
    Bhanumathi, V
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 76
  • [39] Magnetic Quantum Cellular Automata-Based Logic Computation Structure: A Full-Adder Study
    Yang, Xiaokuo
    Cai, Li
    Kang, Qiang
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2012, 9 (04) : 621 - 625
  • [40] Design of CNFET full adder with mirror structure
    Liu, Jing
    Lin, Jin-zhao
    Wang, Jun-chao
    Pang, Yu
    WIRELESS COMMUNICATION AND SENSOR NETWORK, 2016, : 1019 - 1024
12345