EXPERIMENTAL REALIZATION OF A FULL ADDER BY SUBSTRATE FED THRESHOLD LOGIC STRUCTURE

被引：0
|
作者：
HAN, CH
KIM, CK
机构：
来源：
ELECTRONICS LETTERS | 1983年 / 19卷 / 16期
关键词：
D O I：
10.1049/el:19830418
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：613 / 615
页数：3
相关论文
共 50 条
  • [21] 21T Ternary Full Adder Based on Capacitive Threshold Logic and Carbon Nanotube FETs
    Hashemipour, Marzieh
    Mirzaee, Reza Faghih
    Navi, Keivan
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2024, 23 : 338 - 345
  • [22] Realization of threshold logic for pattern classification
    Yunus, K.
    Razavi, H.M.
    Robotics and Factories of the Future - Proceedings of an International Conference, 1984,
  • [23] A reversible full adder using adiabatic superconductor logic
    Yamae, Taiki
    Takeuchi, Naoki
    Yoshikawa, Nobuyuki
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2019, 32 (03):
  • [24] LOGIC DESIGN EXAMPLE - FULL ADDER-SUBTRACTOR
    GABEL, RA
    IEEE TRANSACTIONS ON EDUCATION, 1975, 18 (03) : 171 - 173
  • [25] Low Power Scalable Ternary Hybrid Full Adder Realization
    Ghoneim, Mohamed S.
    Mohammaden, Amr
    Hesham, Rana
    Madian, Ahmed H.
    2020 32ND INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2020, : 75 - 78
  • [26] Realization of a Novel Fault Tolerant Reversible Full Adder Circuit in Nanotechnology
    Islam, Saiful
    Rahman, Muhammad Mahbubur
    Begum, Zerina
    Hafiz, Mohd Zulfiquar
    INTERNATIONAL ARAB JOURNAL OF INFORMATION TECHNOLOGY, 2010, 7 (03) : 317 - 323
  • [27] LOGIC DESIGN EXAMPLE - FULL ADDER-SUBTRACTOR - REPLY
    KEIR, RA
    IEEE TRANSACTIONS ON EDUCATION, 1976, 19 (02) : 79 - 80
  • [28] A FULL ADDER USING JUNCTION CHARGE-COUPLED LOGIC
    VANDERKLAUW, CLM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (04) : 584 - 587
  • [29] CFA: Toward the Realization of Conservative Full Adder in QCA with Enhanced Reliability
    Pal, Jayanta
    Goswami, Mrinal
    Saha, Apu Kumar
    Sen, Bibhash
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (10)
  • [30] Reversible logic synthesis for minimization of full-adder circuit
    Babu, HMH
    Islam, MR
    Chowdhury, AR
    Chowdhury, SMA
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 50 - 54
12345