共 50 条
- [31] MODULAR REPRESENTATION OF MULTIPLE-VALUED LOGIC SYSTEMS PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1974, 121 (06): : 409 - 418
- [32] Multiple-valued logic minimization by genetic algorithms 27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 97 - 102
- [34] Logic expressions of monotonic multiple-valued functions 1996 26TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1996, : 290 - 295
- [35] Conquering Uncertainty in Multiple-Valued Logic Design Artificial Intelligence Review, 2003, 20 : 419 - 443
- [36] Application of neuron MOS in multiple-valued logic NEURAL COMPUTING & APPLICATIONS, 2008, 17 (02): : 139 - 143
- [37] State assignment techniques in multiple-valued logic Proceedings of The International Symposium on Multiple-Valued Logic, 1999, : 220 - 225
- [38] DECOMPOSITION OF MULTIPLE-VALUED LOGIC FUNCTIONS. Proceedings of The International Symposium on Multiple-Valued Logic, 1978, : 208 - 212
- [40] Error tolerance method in multiple-valued logic QUALITATIVE AND QUANTITATIVE PRACTICAL REASONING, 1997, 1244 : 392 - 405