Error tolerance method in multiple-valued logic

被引：0

作者：

Lee, S ^{[1
]}

机构：

[1] TH Darmstadt, FB Informat, FG Intellekt, D-64283 Darmstadt, Germany

来源：

QUALITATIVE AND QUANTITATIVE PRACTICAL REASONING | 1997年 / 1244卷

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Because standard logic is based on only two truth values, it is not suitable for reasoning with uncertainty or vague knowledge. Such knowledge requires nonstandard logics, for example fuzzy logic, multiple-valued logic, probabilistic and possibilistic logic. We provide a logical environment and a proof procedure for representing and reasoning about this kinds of knowledge.

引用

页码：392 / 405

页数：14

共 50 条

[1] An error correction method for binary and multiple-valued logic
Winstead, Chris
Luo, Yi
Monzon, Eduardo
Tejeda, Abiezer
[J]. 2011 41ST IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2011, : 105 - 110
[2] METHOD OF SOLUTION FOR MULTIPLE-VALUED LOGIC EXPRESSIONS
GIVONE, DG
LIEBLER, ME
ROESSER, RP
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (04) : 464 - +
[3] Introducing Fault-Tolerance to Multiple-Valued Logic with Error-Correcting Decision Diagrams
Astola, Helena
Stankovic, Stanislav
Astola, Jaakko T.
[J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2014, 23 (5-6) : 441 - 461
[4] MULTIPLE-VALUED LOGIC FOR OPTOELECTRONICS
ABRAHAM, G
[J]. OPTICAL ENGINEERING, 1986, 25 (01) : 3 - 13
[5] MULTIPLE-VALUED LOGIC - INTRODUCTION
BUTLER, JT
[J]. COMPUTER, 1988, 21 (04) : 13 - 15
[6] MULTIPLE-VALUED LOGIC - AN IMPLEMENTATION
DAO, TT
CAMPBELL, DM
[J]. OPTICAL ENGINEERING, 1986, 25 (01) : 14 - 21
[7] Implementation of multiple-valued logic circuit with CMOS multiple-valued output gates
Sakata, Izumi
[J]. Systems and Computers in Japan, 1989, 20 (02) : 67 - 77
[8] Computational Neuroscience and Multiple-Valued Logic
Kawato, Mitsuo
[J]. ISMVL: 2009 39TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2009, : 157 - 160
[9] PLI logic for multiple-valued functions
Falkowski, BJ
Rahardja, S
[J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (01): : 7 - 14
[10] AN ALGEBRA FOR MULTIPLE-VALUED LOGIC SYSTEMS
DEVGAN, A
[J]. JOURNAL OF THE INSTITUTION OF ELECTRONICS AND TELECOMMUNICATION ENGINEERS, 1994, 40 (2-3): : 85 - 91

← 1 2 3 4 5 →