共 50 条
- [34] Multiple-valued logic minimization by genetic algorithms [J]. 27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 97 - 102
- [35] MODULAR REPRESENTATION OF MULTIPLE-VALUED LOGIC SYSTEMS [J]. PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1974, 121 (06): : 409 - 418
- [38] Application of neuron MOS in multiple-valued logic [J]. NEURAL COMPUTING & APPLICATIONS, 2008, 17 (02): : 139 - 143
- [39] State assignment techniques in multiple-valued logic [J]. Proceedings of The International Symposium on Multiple-Valued Logic, 1999, : 220 - 225
- [40] Logic expressions of monotonic multiple-valued functions [J]. 1996 26TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1996, : 290 - 295