共 50 条
- [1] Minimization algorithms for multiple-valued programmable logic arrays [J]. Tirumalai, Parthasarathy P, 1600, (40):
- [5] The output permutation for the multiple-valued logic minimization with universal literals [J]. 1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 105 - 109
- [6] AN EFFECTIVE IMMUNE ALGORITHM FOR MULTIPLE-VALUED LOGIC MINIMIZATION PROBLEMS [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2009, 5 (11A): : 3961 - 3969
- [7] Signal Processing Algorithms and Multiple-Valued Logic Design Methods [J]. ISMVL 2006: 36TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2006, : 98 - +
- [9] Multiple-Valued Logic minimization using universal literals and cost tables [J]. 1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 239 - 244