Multiple-Valued Logic minimization using universal literals and cost tables

被引:2
|
作者
Fraser, B [1 ]
Dueck, GW [1 ]
机构
[1] St Francis Xavier Univ, Dept Math Comp & Informat Syst, Antigonish, NS B2G 2W5, Canada
关键词
D O I
10.1109/ISMVL.1998.679449
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a minimization algorithm that combines cost tables and simulated annealing. Unlike other minimization procedures that use cost tables, our method does not rely on the enumeration of all minterms, it works directly with the expression (a sum of product terms). We tested our method with a cost table obtained from current mode CMOS. The algorithm can be readily adapted to any other technology by simply replacing the cost table. The technology dependency is limited to the cost table. Results from our implementation are very encouraging.
引用
收藏
页码:239 / 244
页数:6
相关论文
共 50 条
  • [1] The output permutation for the multiple-valued logic minimization with universal literals
    Hozumi, T
    Kakusho, O
    Hata, Y
    [J]. 1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 105 - 109
  • [2] Multiple-valued programmable logic arrays with universal literals
    Utsumi, T
    Kamiura, N
    Hata, Y
    Yamato, K
    [J]. 27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 163 - 168
  • [3] OPTICAL MULTIPLE-VALUED LOGIC GATES - COMPLEMENT AND LITERALS
    MADA, H
    OZAWA, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1987, 26 (08): : L1283 - L1285
  • [4] Multiple-valued logic minimization by genetic algorithms
    Hata, Y
    Hayase, K
    Hozumi, T
    Kamiura, N
    Yamato, K
    [J]. 27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 97 - 102
  • [5] A MINIMIZATION TECHNIQUE FOR MULTIPLE-VALUED LOGIC SYSTEMS
    ALLEN, CM
    GIVONE, DD
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1968, C 17 (02) : 182 - +
  • [6] Logic for static hazard detection of multiple-valued logic circuits with tsum, min, and literals
    Tkagi, N
    Nakashima, K
    [J]. ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 46 - 51
  • [7] Minimization of multiple-valued logic expressions with Kleenean coefficients
    Hata, Y
    Hozumi, T
    Yamato, K
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (03) : 189 - 195
  • [8] MINIMIZATION ALGORITHMS FOR MULTIPLE-VALUED PROGRAMMABLE LOGIC-ARRAYS
    TIRUMALAI, PP
    BUTLER, JT
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (02) : 167 - 177
  • [9] AN EFFECTIVE IMMUNE ALGORITHM FOR MULTIPLE-VALUED LOGIC MINIMIZATION PROBLEMS
    Gao, Shangce
    Tang, Zheng
    Vairappan, Catherine
    [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2009, 5 (11A): : 3961 - 3969
  • [10] ON THE DESIGN OF COST-TABLES FOR REALIZING MULTIPLE-VALUED CIRCUITS
    SCHUELLER, KA
    BUTLER, JT
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (02) : 178 - 189