OPTICAL MULTIPLE-VALUED LOGIC GATES - COMPLEMENT AND LITERALS

被引：1
|
作者：
MADA, H
OZAWA, T
机构：
来源：
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS | 1987年 / 26卷 / 08期
关键词：
D O I：
10.1143/JJAP.26.L1283
中图分类号：
O59 [应用物理学];
学科分类号：
摘要：
引用
收藏
页码：L1283 / L1285
页数：3
相关论文
共 50 条
  • [1] Multiple-valued programmable logic arrays with universal literals
    Utsumi, T
    Kamiura, N
    Hata, Y
    Yamato, K
    [J]. 27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 163 - 168
  • [2] The output permutation for the multiple-valued logic minimization with universal literals
    Hozumi, T
    Kakusho, O
    Hata, Y
    [J]. 1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 105 - 109
  • [3] Multiple-Valued Logic minimization using universal literals and cost tables
    Fraser, B
    Dueck, GW
    [J]. 1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 239 - 244
  • [4] Logic for static hazard detection of multiple-valued logic circuits with tsum, min, and literals
    Tkagi, N
    Nakashima, K
    [J]. ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 46 - 51
  • [5] Using multiple-valued gates to implement reversible logic
    Mirmotahari, O.
    Berg, Y.
    Lomsdalen, J.
    Overas, V.
    [J]. PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 361 - +
  • [6] On universality of general reversible multiple-valued logic gates
    Kerntopf, P
    Perkowski, MA
    Khan, MHA
    [J]. 34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 68 - 73
  • [7] On universality of general reversible multiple-valued logic gates
    Kerntopf, Pawel
    Perkowski, Marek
    Khan, Mozammel H. A.
    [J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2006, 12 (5-6) : 417 - 429
  • [8] DESIGN FOR MULTIPLE-VALUED LOGIC GATES BASED ON MESFETS
    TRONT, JG
    GIVONE, DD
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1979, 28 (11) : 854 - 862
  • [9] Automatic design of binary and multiple-valued logic gates on RTD series
    Berezowski, KS
    Vrudhula, SBK
    [J]. DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 139 - 142
  • [10] Smart universal multiple-valued logic gates by transferring single electrons
    Zhang, Wan-Cheng
    Wu, Nan-Jian
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2008, 7 (04) : 440 - 450
12345