DESIGN FOR MULTIPLE-VALUED LOGIC GATES BASED ON MESFETS

被引:0
|
作者
TRONT, JG [1 ]
GIVONE, DD [1 ]
机构
[1] SUNY BUFFALO, DEPT ELECT ENGN, AMHERST, NY 14260 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:854 / 862
页数:9
相关论文
共 50 条
  • [1] Implementation of multiple-valued logic circuit with CMOS multiple-valued output gates
    Sakata, Izumi
    [J]. Systems and Computers in Japan, 1989, 20 (02) : 67 - 77
  • [2] Automatic design of binary and multiple-valued logic gates on RTD series
    Berezowski, KS
    Vrudhula, SBK
    [J]. DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 139 - 142
  • [3] OPTICAL MULTIPLE-VALUED LOGIC GATES - COMPLEMENT AND LITERALS
    MADA, H
    OZAWA, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1987, 26 (08): : L1283 - L1285
  • [4] On universality of general reversible multiple-valued logic gates
    Kerntopf, P
    Perkowski, MA
    Khan, MHA
    [J]. 34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 68 - 73
  • [5] Using multiple-valued gates to implement reversible logic
    Mirmotahari, O.
    Berg, Y.
    Lomsdalen, J.
    Overas, V.
    [J]. PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 361 - +
  • [6] On universality of general reversible multiple-valued logic gates
    Kerntopf, Pawel
    Perkowski, Marek
    Khan, Mozammel H. A.
    [J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2006, 12 (5-6) : 417 - 429
  • [7] OPTICAL MULTIPLE-VALUED LOGIC GATES: COMPLEMENT AND LITERALS.
    Mada, Hitoshi
    Ozawa, Takao
    [J]. 1600, (26):
  • [8] Design of a Conditional Sum Adder Based on Multiple-Valued Logic
    Wu Haixia
    Zhong Shunan
    Qu Xiaonan
    Xia Qianbin
    Cheng Yueyang
    [J]. 2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 810 - 813
  • [9] Conquering Uncertainty in Multiple-Valued Logic Design
    Denis V. Popel
    [J]. Artificial Intelligence Review, 2003, 20 : 419 - 443
  • [10] Conquering uncertainty in multiple-valued logic design
    Popel, DV
    [J]. ARTIFICIAL INTELLIGENCE REVIEW, 2003, 20 (3-4) : 419 - 443