共 50 条
- [2] Automatic design of binary and multiple-valued logic gates on RTD series [J]. DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 139 - 142
- [3] OPTICAL MULTIPLE-VALUED LOGIC GATES - COMPLEMENT AND LITERALS [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1987, 26 (08): : L1283 - L1285
- [4] On universality of general reversible multiple-valued logic gates [J]. 34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 68 - 73
- [5] Using multiple-valued gates to implement reversible logic [J]. PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 361 - +
- [8] Design of a Conditional Sum Adder Based on Multiple-Valued Logic [J]. 2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 810 - 813
- [9] Conquering Uncertainty in Multiple-Valued Logic Design [J]. Artificial Intelligence Review, 2003, 20 : 419 - 443