DESIGN FOR MULTIPLE-VALUED LOGIC GATES BASED ON MESFETS

被引：0
|
作者：
TRONT, JG [1 ]
GIVONE, DD [1 ]
机构：
[1] SUNY BUFFALO, DEPT ELECT ENGN, AMHERST, NY 14260 USA
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1979年 / 28卷 / 11期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：854 / 862
页数：9
相关论文
共 50 条
  • [21] Design technique of neuron MOS binary circuits based on multiple-valued logic
    Department of Information and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
    [J]. Pan Tao Ti Hsueh Pao, 2006, 7 (1316-1320):
  • [22] Design of AB2 in Galois Fields Based on Multiple-Valued Logic
    Wu H.
    He L.
    Li X.
    Bai Y.
    Zhang M.
    [J]. Journal of Beijing Institute of Technology (English Edition), 2019, 28 (04): : 764 - 769
  • [23] Design and evaluation of a multiple-valued arithmetic integrated circuit based on differential logic
    Hanyu, T
    Mochizuki, A
    Kameyama, M
    [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (06): : 331 - 336
  • [24] Design of high performance on-chip bus based on multiple-valued logic
    Wu, Hai-Xia
    Xia, Qian-Bin
    Sheng, Meng
    Xie, Qun-Fang
    Zhong, Shun-An
    Chen, Yue-Yang
    [J]. Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2012, 32 (10): : 1061 - 1064
  • [25] Signal Processing Algorithms and Multiple-Valued Logic Design Methods
    Astola, Jaakko
    Stankovic, Radomir S.
    [J]. ISMVL 2006: 36TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2006, : 98 - +
  • [26] A multiple-valued logic approach to the design and verification of hardware circuits
    Rosenmann, Amnon
    [J]. JOURNAL OF APPLIED LOGIC, 2016, 15 : 69 - 93
  • [27] A SYSTEM-DESIGN METHOD FROM PROGRAMMING LOGIC TO MULTIPLE-VALUED LOGIC
    RINE, DC
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1987, 63 (02) : 163 - 170
  • [28] Computational Neuroscience and Multiple-Valued Logic
    Kawato, Mitsuo
    [J]. ISMVL: 2009 39TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2009, : 157 - 160
  • [29] AN ALGEBRA FOR MULTIPLE-VALUED LOGIC SYSTEMS
    DEVGAN, A
    [J]. JOURNAL OF THE INSTITUTION OF ELECTRONICS AND TELECOMMUNICATION ENGINEERS, 1994, 40 (2-3): : 85 - 91
  • [30] PLI logic for multiple-valued functions
    Falkowski, BJ
    Rahardja, S
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (01): : 7 - 14
12345